ADSP-21486KSWZ-2AB datasheet(54/68 Pages) AD

54 / 68 page

Rev. B

Page 54 of 68

March 2013

ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

JTAG Test Access Port and Emulation

Table 54. JTAG Test Access Port and Emulation

Parameter

Min

Max

Unit

Timing Requirements

tTCK

TCK Period

tSTAP

TDI, TMS Setup Before TCK High

tHTAP

TDI, TMS Hold After TCK High

tSSYS

1 System Inputs = DATA15–0, CLK_CFG1–0, RESET, BOOT_CFG2–0, DAI_Px, DPI_Px, and FLAG3–0.

System Inputs Setup Before TCK High

tHSYS

System Inputs Hold After TCK High

tTRSTW

TRST Pulse Width

4tCK

Switching Characteristics

tDTDO

TDO Delay from TCK Low

tDSYS

2 System Outputs = DAI_Px, DPI_Px ADDR23–0, AMI_RD, AMI_WR, FLAG3–0, SDRAS, SDCAS, SDWE, SDCKE, SDA10, SDDQM, SDCLK and EMU.

System Outputs Delay After TCK Low

tTCK ÷ 2 + 7

Figure 40. IEEE 1149.1 JTAG Test Access Port

TCK

TMS

TDI

TDO

SYSTEM

INPUTS

SYSTEM

OUTPUTS

tTCK

tSTAP

tHTAP

tDTDO

tSSYS

tHSYS

tDSYS

ADSP-21486KSWZ-2AB Fiches technique(PDF) 54 Page - Analog Devices

ADSP-21486KSWZ-2AB Fiches technique(HTML) 54 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Fiches technique Télécharger

Lien URL