| Moteur de recherche de fiches techniques de composants électroniques |
|
M95M02-DRMN6TP Fiches technique(PDF) 8 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M95M02-DRMN6TP Fiches technique(HTML) 8 Page - STMicroelectronics |
|
8 / 41 page ![]() Memory organization M95M02-DR 8/41 DocID18203 Rev 8 2 Memory organization The memory is organized as shown in the following figure. Figure 4. Block diagram MS19733V1 HOLD S W Control logic High voltage generator I/O shift register Address register and counter Data register 1 page X decoder C D Q Size of the Read only EEPROM area Status register Identification page 1/4 1/2 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |