Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

AD1816AJS Fiches technique(PDF) 6 Page - Analog Devices

No de pièce AD1816AJS
Description  SoundPort Controller
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD1816AJS Fiches technique(HTML) 6 Page - Analog Devices

Back Button AD1816AJS Datasheet HTML 2Page - Analog Devices AD1816AJS Datasheet HTML 3Page - Analog Devices AD1816AJS Datasheet HTML 4Page - Analog Devices AD1816AJS Datasheet HTML 5Page - Analog Devices AD1816AJS Datasheet HTML 6Page - Analog Devices AD1816AJS Datasheet HTML 7Page - Analog Devices AD1816AJS Datasheet HTML 8Page - Analog Devices AD1816AJS Datasheet HTML 9Page - Analog Devices AD1816AJS Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 52 page
background image
AD1816A
–6–
REV. A
TIMING PARAMETERS
(Guaranteed Over Operating Temperature Range)
Parameter
Symbol
Min
Typ
Max
Units
IOW/IOR Strobe Width
tSTW
100
ns
IOW/IOR Rising to IOW/IOR Falling
tBWDN
80
ns
Write Data Setup to
IOW Rising
tWDSU
10
ns
IOW Falling to Valid Read Data
tRDDV
40
ns
AEN Setup to
IOW/IOR Falling
tAESU
10
ns
AEN Hold from
IOW/IOR Rising
tAEHD
0ns
Adr Setup to
IOW/IOR Falling
tADSU
10
ns
Adr Hold from
IOW/IOR Rising
tADHD
0ns
DACK Rising to IOW/IOR Falling
tDKSU
20
ns
Data Hold from
IOR Rising
tDHD1
2ns
Data Hold from
IOW Rising
tDHD2
15
ns
DRQ Hold from
IOW/IOR Falling
tDRHD
25
ns
DACK Hold from IOW/IOR Rising
tDKHD
10
ns
Data [SDI] Input Setup Time to SCLK*
tS
15
ns
Data [SDI] Input Hold Time from SCLK*
tH
10
ns
Frame Sync [SDFS] HI Pulse Width*
tFSW
80
ns
C
lock [SCLK] to Frame Sync [SDFS]
Propagation Delay*tPD
15
ns
Clock [SCLK] to Output Data [SDO] Valid*
tDV
15
ns
RESET Pulse Width
tRPWL
100
ns
BCLK HI Pulse Width
tDBH
25
ns
BCLK LO Pulse Width
tDBL
25
ns
BCLK Period
tDBP
50
ns
LRCLK Setup
tDLS
5ns
SDATA Setup
tDDS
5ns
SDATA Hold
tDDH
5ns
NOTES
*Guaranteed, not tested.
†All ISA pins MIDI_OUT IOL = 24 mA. Refer to pin description for individual output drive levels.
Specifications subject to change without notice.
tDKSU
tDKHD
tAESU
tAEHD
tSTW
tDHD2
tADSU
tADHD
DRQ (0, 1, 3)
DACK (0, 1, 3)
AEN
IOW
PC_D [7:0]
PC_A [15:0]
tWDSU
Figure 2. PIO Write Cycle
t
DKSU
t
DKHD
t
AESU
t
AEHD
t
STW
t
RDDV
t
DHD1
t
ADSU
t
ADHD
DRQ (0, 1, 3)
DACK (0, 1, 3)
AEN
IOR
PC_D [7:0]
PC_A [15:0]
Figure 1. PIO Read Cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com