Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

MF1ICS50 Fiches technique(PDF) 7 Page - NXP Semiconductors

No de pièce MF1ICS50
Description  Functional specification Public transportation
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  NXP [NXP Semiconductors]
Site Internet  http://www.nxp.com
Logo NXP - NXP Semiconductors

MF1ICS50 Fiches technique(HTML) 7 Page - NXP Semiconductors

Back Button MF1ICS50 Datasheet HTML 3Page - NXP Semiconductors MF1ICS50 Datasheet HTML 4Page - NXP Semiconductors MF1ICS50 Datasheet HTML 5Page - NXP Semiconductors MF1ICS50 Datasheet HTML 6Page - NXP Semiconductors MF1ICS50 Datasheet HTML 7Page - NXP Semiconductors MF1ICS50 Datasheet HTML 8Page - NXP Semiconductors MF1ICS50 Datasheet HTML 9Page - NXP Semiconductors MF1ICS50 Datasheet HTML 10Page - NXP Semiconductors MF1ICS50 Datasheet HTML 11Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
MF1ICS50_001056
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
PUBLIC
Rev. 5.6 — 24 November 2010
001056
7 of 20
NXP Semiconductors
MF1ICS50
Functional specification
6.5 RF interface
The RF-interface is according to the standard for contactless smart cards
ISO/IEC 14443 A.
The carrier field from the reader is always present (with short pauses when transmitting),
because it is used for the power supply of the card.
For both directions of data communication there is only one start bit at the beginning of
each frame. Each byte is transmitted with a parity bit (odd parity) at the end. The LSB of
the byte with the lowest address of the selected block is transmitted first. The maximum
frame length is 163 bits (16 data bytes + 2 CRC bytes = 16 * 9 + 2 * 9 + 1 start bit).
6.6 Memory organization
The 1024 x 8 bit EEPROM memory is organized in 16 sectors with 4 blocks of 16 bytes
each. In the erased state the EEPROM cells are read as a logical “0”, in the written state
as a logical “1”.
Fig 4.
Memory organization
0
Data
1
Data
2
Data
Sector
Block
1
Byte Number within a Block
Description
3
5
7
9
11
13
15
3
Sector Trailer 15
0
Data
2
Data
1
Data
14
3
Sector Trailer 14
0
Data
2
Data
1
Data
0
3
Sector Trailer 0
2
Data
1
Data
0
2
4
6
8
10
12
14 15
Key A
Access Bits
Key B
Key A
Access Bits
Key B
:
:
:
:
:
:
1
3
Sector Trailer 1
Key A
Access Bits
Key B
0
Manufacturer Block
Key A
Access Bits
Key B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com