Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

M41T83RM6F Fiches technique(PDF) 33 Page - STMicroelectronics

No de pièce M41T83RM6F
Description  Serial I2C bus RTC with battery switchover
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M41T83RM6F Fiches technique(HTML) 33 Page - STMicroelectronics

Back Button M41T83RM6F Datasheet HTML 29Page - STMicroelectronics M41T83RM6F Datasheet HTML 30Page - STMicroelectronics M41T83RM6F Datasheet HTML 31Page - STMicroelectronics M41T83RM6F Datasheet HTML 32Page - STMicroelectronics M41T83RM6F Datasheet HTML 33Page - STMicroelectronics M41T83RM6F Datasheet HTML 34Page - STMicroelectronics M41T83RM6F Datasheet HTML 35Page - STMicroelectronics M41T83RM6F Datasheet HTML 36Page - STMicroelectronics M41T83RM6F Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 61 page
background image
M41T82-M41T83
Clock operation
Doc ID 12578 Rev 12
33/61
Figure 20.
Crystal isolation example
1.
Substrate pad should be tied to VSS.
3.5
Setting the alarm clock registers
Codes not listed in the table default to the once-per-second mode to quickly alert the user of
an incorrect alarm setting. When the clock information matches the alarm clock settings
based on the match criteria defined by RPTx5–RPTx1 (x = 1 for alarm 1 or 2 for alarm 2),
the alarm flag, AFx, is set. Reading the flags register clears the alarm flags. A subsequent
read of the flags register is necessary to see that the value of the alarm flag has been reset
to 0.
M41T83 interrupts on alarm
In the M41T83, for alarm 1, setting the alarm interrupt enable, A1IE, allows an interrupt
output to be asserted upon AF1 being set provided that other configuration bits are set
accordingly (see Section 3.14 for more information on the IRQ/FT/OUT output).
Likewise for alarm 2, with A2IE set, IRQ2 will be asserted upon AF2 going high. To disable
either of the alarms, write a 0 to the alarm date registers and to the RPTx5–RPTx1 bits.
Note:
If the address pointer is allowed to increment to the flag register address, or the last address
written is “Alarm Seconds,” the address pointer will increment to the flag address, and an
alarm condition will not cause the interrupt/flag to occur until the address pointer is moved to
a different address.
Alarm IRQ outputs are de-asserted when the alarm flags are cleared by reading the flags
register (0Fh).
The IRQ1/FT/OUT pin can also be activated in the battery backup mode. This requires the
ABE bit (alarm in backup enable) to be set (see Section 3.14.2: Backup mode for additional
conditions which apply). Once an interrupt is asserted in backup mode, it will remain true
until VCC is restored and a subsequent read of the flags register occurs.
AI11814
Crystal
XI XO
VSS
Local Grounding
Plane (Layer 2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com