| Moteur de recherche de fiches techniques de composants électroniques |
|
PSD813F2 Fiches technique(PDF) 77 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD813F2 Fiches technique(HTML) 77 Page - STMicroelectronics |
|
77 / 128 page ![]() PSD8XXFX I/O ports Doc ID 7833 Rev 7 77/128 Port D pins can be configured in PSDsoft Express as input pins for other dedicated functions: ● Address Strobe (ALE/AS, PD0) ● CLKIN (PD1) as input to the macrocells flip-flops and APD counter ● PSD Chip Select input (CSI, PD2). Driving this signal high disables the Flash memory, SRAM and CSIOP. Figure 29. Port D structure 16.23 External Chip Select The CPLD also provides three External Chip Select (ECS0-ECS2) outputs on port D pins that can be used to select external devices. Each External Chip Select (ECS0-ECS2) consists of one product term that can be configured active high or low. The output enable of the pin is controlled by either the output enable product term or the Direction register (see Figure 30). DATA OUT REG. DQ DQ WR WR ECS[ 2: 0] READ MUX P D B CPLD - INPUT DIR REG. DATA IN ENABLE PRODUCT TERM (.OE) OUTPUT SELECT OUTPUT MUX PORT D PIN DATA OUT AI02889 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |