Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

430 Fiches technique(PDF) 12 Page - Intel Corporation

No de pièce 430
Description  Celeron M Processor on 65 nm Process
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  INTEL [Intel Corporation]
Site Internet  http://www.intel.com
Logo INTEL - Intel Corporation

430 Fiches technique(HTML) 12 Page - Intel Corporation

Back Button 430 Datasheet HTML 8Page - Intel Corporation 430 Datasheet HTML 9Page - Intel Corporation 430 Datasheet HTML 10Page - Intel Corporation 430 Datasheet HTML 11Page - Intel Corporation 430 Datasheet HTML 12Page - Intel Corporation 430 Datasheet HTML 13Page - Intel Corporation 430 Datasheet HTML 14Page - Intel Corporation 430 Datasheet HTML 15Page - Intel Corporation 430 Datasheet HTML 16Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 71 page
background image
Low Power Features
12
Datasheet
2.1.1
Core Low-Power States
2.1.1.1
C0 State
This is the normal operating state for the core of the Celeron M processor.
2.1.1.2
C1/AutoHALT Powerdown State
C1/AutoHALT is a low power state entered when the processor core executes the HALT
instruction. The processor core will transition to the C0 state upon the occurrence of
SMI#, INIT#, LINT[1:0] (NMI, INTR), or FSB interrupt message. RESET# will cause the
processor to immediately initialize itself.
A System Management Interrupt (SMI) handler will return execution to either Normal
state or the AutoHALT Powerdown state. See the IA-32 Intel® Architecture Software
Developer's Manual, Volume 3A/3B: System Programmer's Guide for more information.
The system can generate a STPCLK# while the processor is in the AutoHALT
Powerdown state. When the system deasserts the STPCLK# interrupt, the processor
will return execution to the HALT state.
While in AutoHALT Powerdown state the Celeron M processor will process only the bus
snoops. The processor core will enter a snoopable sub-state (not shown in Figure 2) to
process the snoop and then return to the AutoHALT Powerdown state.
Figure 2.
Core Low Power States
C2
C0
Stop
Grant
Core state
break
P_LVL2 or
MWAIT(C2)
C3
Core
state
break
P_LVL3 or
MWAIT(C3)
C1/
MWAIT
Core state
break
MWAIT(C1)
C1/Auto
Halt
Halt break
HLT instruction
STPCLK#
de-asserted
STPCLK#
asserted
STPCLK#
de-asserted
STPCLK#
asserted
STPCLK#
de-asserted
STPCLK#
asserted
halt break = A20M# transition, INIT#, INTR, NMI, PREQ#, RESET#, SMI#, or APIC interrupt
core state break = (halt break OR Monitor event) AND STPCLK# high (not asserted)
† — STPCLK# assertion and de-assertion have no affect if a core is in C2, or C3.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com