PSD813F1A datasheet(90/111 Pages) STMICROELECTRONICS

90 / 111 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

PSD813F1A

90/111

Table 56. READ Timing (3V devices)

Note: 1. RD timing has the same timing as DS, LDS, UDS, and PSEN signals.

2. RD and PSEN have the same timing for 8031.

3. Any input used to select an internal PSD function.

4. In multiplexed mode latched address generated from ADIO delay to address output on any Port.

5. RD timing has the same timing as DS, LDS, and UDS signals.

6. In Turbo Off mode, add 20ns to tAVQV.

Symbol

Parameter

Conditions

-15

-20

Turbo

Off

Unit

MinMax

tLVLX

ALE or AS Pulse Width

tAVLX

Address Setup Time

(Note 3)

tLXAX

Address Hold Time

(Note 3)

tAVQV

Address Valid to Data Valid

(Note 3,6)

150

200

+ 20

tSLQV

CS Valid to Data Valid

150

200

tRLQV

RD to Data Valid 8-Bit Bus

(Note 5)

RD or PSEN to Data Valid 8-Bit Bus,

8031, 80251

(Note 2)

tRHQX

RD Data Hold Time

(Note 1)

tRLRH

RD Pulse Width (also DS, LDS, UDS)40

RD or PSEN Pulse Width (8031, 80251)

tRHQZ

RD to Data High-Z

(Note 1)

tEHEL

E Pulse Width

tTHEH

R/W Setup Time to Enable

tELTL

R/W Hold Time After Enable

tAVPV

Address Input Valid to

Address Output Delay

(Note 4)

PSD813F1A Fiches technique(PDF) 90 Page - STMicroelectronics

PSD813F1A Fiches technique(HTML) 90 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL