HCS12 datasheet(128/452 Pages) FREESCALE

128 / 452 page

S12CPUV2 Reference Manual, Rev. 4.0

128

Freescale Semiconductor

Operation:

(B)

• (M)

Description:

Performs bitwise logical AND on the content of accumulator B and the

content of memory location M and modifies the condition codes accordingly.

Each bit of the result is the logical AND of the corresponding bits of the

accumulator and the memory location. Neither the content of the

accumulator nor the content of the memory location is affected.

BITB

Bit Test B

BITB

CCR Details:

HIN

––––

∆∆

–

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is $00; cleared otherwise

V: 0; cleared

Source Form

Address

Mode

Object Code

Access Detail

HCS12

M68HC12

BITB #opr8i

BITB opr8a

BITB opr16a

BITB oprx0_xysp

BITB oprx9,xysp

BITB oprx16,xysp

BITB [D,xysp]

BITB [oprx16,xysp]

IMM

DIR

EXT

IDX

IDX1

IDX2

[D,IDX]

[IDX2]

C5 ii

D5 dd

F5 hh ll

E5 xb

E5 xb ff

E5 xb ee ff

E5 xb

E5 xb ee ff

rPf

rPO

rPf

rPO

frPP

fIfrPf

fIPrPf

rfP

rOP

rfP

rPO

frPP

fIfrfP

fIPrfP

HCS12 Fiches technique(PDF) 128 Page - Freescale Semiconductor, Inc

HCS12 Fiches technique(HTML) 128 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL