AS1113 datasheet(3/24 Pages) AMSCO

3 / 24 page

www.austriamicrosystems.com

Revision 1.03

3 - 24

AS1113

Datasheet - P i n o u t

4 Pinout

Pin Assignments

Figure 2. Pin Assignments (Top View)

Pin Descriptions

Table 1. Pin Descriptions

Pin Number

Pin Name

Description

SSOP

QFN

24:27

GND

Ground

228

SDI

Serial Data Input

CLK

Serial Data Clock. The rising edge of the CLK signal is used to clock data

into and out of the AS1113 shift register. In error mode, the rising edge of the

CLK signal is used to switch error modes.

Serial Data Load

5:20

3:10

12:19

OUTN0:15

Output Current Drivers. These pins are used as LED drivers or for input

sense for diagnostic modes. Data is transferred to the data register at the

rising edge of these pins.

OEN

Output Enable. The active-low pin OEN signal can always enable output

drivers to sink current independent of the AS1113 mode.

0 = Output drivers are enabled.

1 = Output drivers are disabled.

SDO

Serial Data Output. In normal mode SDO is latched out 8.5 clock cycles

after SDI is latched in.

In global error detection mode this pin indicates the occurrence of a global

error.

0 = Global error mode returned an error.

1 = No errors.

REXT

External Resistor Connection. This pin connects through the external

resistor (REXT) to GND, to setup the load current.

VDD

Positive Supply Voltage

-11

N/C

Not connected

AS1113

24-pin SSOP

23 22 21

20 19 18

16 15 14

SDO

OUTN13

CLK

OUTN0

OUTN4

AS1113

28-pin QFN 5x5

OUTN2

OUTN11

OUTN15

OEN

OUTN14

OUTN12

OUTN1

OUTN3

AS1113 Fiches technique(PDF) 3 Page - ams AG

AS1113 Fiches technique(HTML) 3 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Fiches technique Télécharger

Lien URL