| Moteur de recherche de fiches techniques de composants électroniques |
|
AT90SCR100 Fiches technique(PDF) 53 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT90SCR100 Fiches technique(HTML) 53 Page - ATMEL Corporation |
|
53 / 433 page ![]() 53 TPR0327AY–SMS–30Jan09 AT90SCR100 A Power-on Reset (POR) circuit ensures that the device is reset from Power-on. Reaching the Power-on Reset threshold voltage invokes the delay counter, which determines how long the device is kept in RESET after VCC rise. The RESET signal is activated again, without any delay, when VCC decreases below the detection level. Figure 9-2. MCU Start-up, RESET Tied to VCC Figure 9-3. MCU Start-up, RESET Extended Externally 9.2.2 External Reset An External Reset is generated by a low level on the RESET pin. Reset pulses longer than the minimum pulse width (see Table 9-1) will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset. When the applied signal reaches the Reset Threshold Voltage – VRST – on its positive edge, the delay counter starts the MCU after the Time-out period – tTOUT – has expired. V RESET TIME-OUT INTERNAL RESET t TOUT V POT V RST CC RESET TIME-OUT INTERNAL RESET t TOUT V POT V RST V CC |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |