| Moteur de recherche de fiches techniques de composants électroniques |
|
LPC2919/01 Fiches technique(PDF) 25 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LPC2919/01 Fiches technique(HTML) 25 Page - NXP Semiconductors |
|
25 / 86 page ![]() LPC2917_19_01_2 © NXP B.V. 2009. All rights reserved. Preliminary data sheet Rev. 02 — 17 June 2009 25 of 86 NXP Semiconductors LPC2917/01; LPC2919/01 ARM9 microcontroller with CAN and LIN A timing diagram for writing to external memory is shown In Figure 6. The relationship between wait-state settings is indicated with arrows. WSTOEN = 3, WST1 = 6 Fig 5. Reading from external memory WSTWEN = 3, WST2 = 7 (1) BLS has the same timing as WE in configurations that use the byte lane enable signals to connect to write enable (8 bit devices). Fig 6. Writing to external memory OE CLK(SYS) CS A D WSTOEN WST1 002aae704 BLS CLK(SYS) CS A D WST2 WSTWEN 002aae705 WE/BLS(1) |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |