| Moteur de recherche de fiches techniques de composants électroniques |
|
AX2000-1CSG896M Fiches technique(PDF) 84 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
AX2000-1CSG896M Fiches technique(HTML) 84 Page - Actel Corporation |
|
84 / 226 page ![]() Axcelerator Family FPGAs 2- 70 v2.7 Adjustable Clock Delay Figure 2-55 illustrates using the PLL to delay the reference clock by employing one of the adjustable delay lines. In this case, the output clock is delayed relative to the reference clock. Delaying the reference clock relative to the output clock is accomplished by using the delay line in the feedback path. Figure 2-55 • Using the PLL Delaying the Reference Clock Delay Line Delay Line PLL RefCLK FB 6 /j 6 CLK1 PowerDown Lock CLK2 FBMuxSel 5 DividerI DelayLine DividerJ LowFreq 3 Osc ÷1 133 MHz 133 MHz /j /i Delay Match /j Delay Match |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |