Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CS4350 Fiches technique(PDF) 21 Page - Cirrus Logic

No de pièce CS4350
Description  192 kHz Stereo DAC with Integrated PLL
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  CIRRUS [Cirrus Logic]
Site Internet  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4350 Fiches technique(HTML) 21 Page - Cirrus Logic

Back Button CS4350 Datasheet HTML 17Page - Cirrus Logic CS4350 Datasheet HTML 18Page - Cirrus Logic CS4350 Datasheet HTML 19Page - Cirrus Logic CS4350 Datasheet HTML 20Page - Cirrus Logic CS4350 Datasheet HTML 21Page - Cirrus Logic CS4350 Datasheet HTML 22Page - Cirrus Logic CS4350 Datasheet HTML 23Page - Cirrus Logic CS4350 Datasheet HTML 24Page - Cirrus Logic CS4350 Datasheet HTML 25Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 41 page
background image
DS691F1
21
CS4350
4.4
De-Emphasis
The device includes on-chip digital de-emphasis. Figure 16 shows the de-emphasis curve for Fs equal to
44.1 kHz. The frequency response of the de-emphasis curve will scale proportionally with changes in sam-
ple rate, Fs.
Note:
De-emphasis is only available in Single-Speed Mode.
4.5
Mute Control
The mute control pins (AMUTEC and BMUTEC) go active during power-up initialization, reset, muting (see
Section 8.4.3), and loss of LRCK. These pins are intended to be used as control for external mute circuits
to prevent the clicks and pops that can occur in any single-ended single-supply system.
Use of the mute control function is not mandatory but recommended for designs requiring the absolute min-
imum in extraneous clicks and pops. Also, use of the Mute Control function can enable the system designer
to achieve idle-channel noise and signal-to-noise ratios which are only limited by the external mute circuit.
4.6
Recommended Power-Up Sequence
4.6.1
Stand-Alone Mode
1. Hold RST low until the power supplies and configuration pins are stable, and the master and left/right
clocks are fixed to the appropriate frequencies, as discussed in Section 4.2. In this state, the control
port registers are reset to their default settings, VQ will remain low, and VBIAS will be connected to
VA.
2. Bring RST high. The device will remain in a low power state with VQ low for approximately 512 LRCK
cycles in Single-Speed Mode (1024 LRCK cycles in Double-Speed Mode, and 2048 LRCK cycles in
Quad-Speed Mode).
3. The device will then initiate the power up sequence which lasts approximately 50 µs when the
Popguard is disabled. If the Popguard is enabled, see Section 4.7 for a complete description of
power-up timing.
Gain
dB
-10dB
0dB
Frequency
T2 = 15 µs
T1=50 µs
F1
F2
3.183 kHz
10.61 kHz
Figure 16. De-Emphasis Curve



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com