CS4350 datasheet(6/41 Pages) CIRRUS

6 / 41 page

DS691F1

CS4350

1. PIN DESCRIPTION

Pin Name

Pin Description

VLC

Control Interface Power (Input) - Positive power for the hardware/software control interface

VD_FILT

Regulator Voltage (Output) - Filter connection for internal voltage regulator

GND

7, 19 Ground (Input) - Ground reference

RMCK

Recovered Master Clock (Output) - Outputs a master clock derived from LRCK

VLS

Serial Audio Interface Power (Input) - Positive power for the serial audio interface

SCLK

Serial Clock (Input) - Serial bit-clock for the serial audio interface

SDIN

Serial Audio Data Input (Input) - Input for two’s complement serial audio data

LRCK

Left/Right Clock (Input) - Determines which channel, Left or Right, is currently active on the serial

audio data line

TSTO

Test Output - These pins need to be floating and not connected to any trace or plane.

AOUTA+,-

AOUTB+,-

14, 15,

22, 23

Differential Analog Outputs (Output) - The full scale differential output level is specified in “DAC Ana-

log Characteristics - Commercial (-CZZ)” on page 9.

AMUTEC

BMUTEC

16, 21 Mute Control (Output) - Control signals for optional mute circuit.

VBIAS

Positive Voltage Reference (Output) - Positive reference voltage for the internal DAC

Analog Power (Input) - Positive power supply for the analog section

Quiescent Voltage (Output) - Filter connection for internal quiescent voltage

DIF2(AD1/CDOUT)

RST

DEM(AD0/CS)AOUTB-

DIF0(SDA/CDIN)

AOUTB+

DIF1(SCL/CCLK)

BMUTEC

VLC

VD_FILT

GND

RMCK

VBIAS+

VLS

AMUTEC

SCLK

AOUTA+

SDIN

AOUTA-

LRCK

TSTO

CS4350 Fiches technique(PDF) 6 Page - Cirrus Logic

CS4350 Fiches technique(HTML) 6 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Fiches technique Télécharger

Lien URL