Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

HD151TS201AT Fiches technique(PDF) 20 Page - Renesas Technology Corp

No de pièce HD151TS201AT
Description  Mother Board Clock Generator for Intel P4 Chipset Banias and Dothan processor / ODEM and MONTARA-GM chip set
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  RENESAS [Renesas Technology Corp]
Site Internet  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD151TS201AT Fiches technique(HTML) 20 Page - Renesas Technology Corp

Back Button HD151TS201AT Datasheet HTML 16Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 17Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 18Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 19Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 20Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 21Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 22Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 23Page - Renesas Technology Corp HD151TS201AT Datasheet HTML 24Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 29 page
background image
HD151TS201AT
Rev.1.00, Oct.21.2003, page 20 of 28
DC Electrical Characteristics / Serial Input Port
Ta = 0°C to 85°C, VDD = 3.3 V
Item
Symbol
Min
typ*
1
Max
Unit
Test Conditions
Input Low Voltage
VIL

0.8
V
Input High Voltage
VIH
2.0

V
Input Current
II
–50
+50
µA
VI = 0 V or 3.465 V,
VDD = 3.465 V
Input capacitance
CI
10
pF
SDATA & SCLK*
2
Note:
1. For conditions shown as Min or Max, use the appropriate value specified under recommended
operating conditions.
2. Target of design, not 100% tested in production.
AC Electrical Characteristics / Serial Input port
Item
Symbol
Min
Typ
Max
Unit
Test Conditions
SCLK Frequency
FSCLK

100
kHz
Normal Mode
Start Hold Time
tSTHD
4.0

µs
SCLK Low Time
tLOW
4.7

µs
SCLK High Time
tHIGH
4.0

µs
Data Setup Time
tDSU
250

ns
Data Hold Time
tDHD
300

ns
Stop Setup Time
tSTSU
4.0

µs
BUS Free Time between
Stop & Start Condition
tSPF
4.7

µs
Note:
Target of design, not 100% tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com