 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
STLS2F02 Fiches technique(PDF) 20 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLS2F02 Fiches technique(HTML) 20 Page - STMicroelectronics |
|
|
20 / 49 page  IO bus interface description STLS2F02 20/49 Figure 6. Local bus write timing 3.6 Interrupt handling An interrupt controller is built into the STLS2F02 processor to handle internal and external interrupt. The 4 most significant bits of the interrupt INTn[5:0] in L2E are still used as interrupts in the STLS2F02, while the other two bits are used for new interrupts, such as PCI_IRQ and GPIO. Interrupt between processors is handled as follows: 1. The interrupt initiator writes the dedicated interrupt register in the chipset. 2. Upon receiving the request for interrupt transmission, the chipset requests the target processor for an interrupt. 3. The processor handles the request in the same way as the previous L2E. lioden liodir lioadlock liocs pciclk lioaddr lioad liowr addr[7:0] addr[7:0]+1 addr[23:8]data_0 data_1 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
