STLM75_08 datasheet(31/37 Pages) STMICROELECTRONICS

31 / 37 page

STLM75

DC and AC parameters

31/37

Figure 16.

Bus timing requirements sequence

Table 13.

AC characteristics

Sym

Parameter(1)

Valid for ambient operating temperature: TA = –55 to 125°C; VDD = 2.7 V to 5.5 V (except where noted).

Min

Max

Unit

fSCL

SCL clock frequency

400

kHz

tBUF

Time the bus must be free before a new transmission can start

1.3

µs

SDA and SCL fall time

300

tHD:DAT

(2)

ransmitter must internally provide a hold time to bridge the undefined region (300 ns max) of the falling

edge of SCL.

Data hold time

µs

tHD:STA

START condition hold time (after this period the first clock pulse is

generated)

600

tHIGH

Clock high period

600

tLOW

Clock low period

1.3

µs

SDA and SCL rise time

300

tSU:DAT

Data setup time

100

tSU:STA

START condition setup time (only relevant for a repeated start

condition)

600

tSU:STO

STOP condition setup time

600

tTIME-OUT SDA time low for reset of serial interface

(3)

For SMBus compatibility, the STLM75 supports bus time-out. Holding the SDA line low for a time greater

than time-out will cause the STLM75 to reset the SDA to the idle state of serial bus communication (SDA

set to high).

325

AI00589

SDA

tSU:STO

tSU:STA

tHD:STA

SCL

tSU:DAT

tHD:DAT

tHIGH

tLOW

tHD:STA

tBUF

STLM75 Fiches technique(PDF) 31 Page - STMicroelectronics

STLM75 Fiches technique(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

Fiches technique Télécharger

Lien URL