Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

STLC5046 Fiches technique(PDF) 5 Page - STMicroelectronics

No de pièce STLC5046
Description  PROGRAMMABLE FOUR CHANNEL CODEC AND FILTER
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC5046 Fiches technique(HTML) 5 Page - STMicroelectronics

  STLC5046 Datasheet HTML 1Page - STMicroelectronics STLC5046 Datasheet HTML 2Page - STMicroelectronics STLC5046 Datasheet HTML 3Page - STMicroelectronics STLC5046 Datasheet HTML 4Page - STMicroelectronics STLC5046 Datasheet HTML 5Page - STMicroelectronics STLC5046 Datasheet HTML 6Page - STMicroelectronics STLC5046 Datasheet HTML 7Page - STMicroelectronics STLC5046 Datasheet HTML 8Page - STMicroelectronics STLC5046 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 27 page
background image
N.
Name
Type
Function
60
IO8
DIO
Slic control I/O pin #8. (see IO7 description).
59
IO9
DIO
Slic control I/O pin #9. (see IO7 description).
58
IO10
DIO
Slic control I/O pin #10. (see IO7 description).
57
IO11
DIO
Slic control I/O pin #11. (see IO7 description).
DIGITAL (DUAL MODE)
14
FS/FS0
DI
MCU control mode: FS.
Frame Sync. Pulse. A pulse or a squarewave waveform with an 8kHz repetition rate
is applied to this pin to define the start of the receive and transmit frame. Effective
start of the frame can be then shifted of up to 7 clock pulses indipendently in receive
and transmit directions by proper programming of the PCMSH register.
Pin-strap control mode: FS0.
Frame Sync. pulse of channel #0. One MCLK cycle long , starts PCM data transfer in
the Time Slot following its falling edge (Short Frame Delayed Timing).
19
IO0/GR2
DIO/DI
MCU control mode: IO0.
Slic control I/O pin #0. Can be programmed as input or output via DIR register.
Depending on content of CONF register can be a static input/output or a dynamic
input/output synchronized with the CSn output signals controlling the SLICs.
Pin-strap control mode: GR2.
Receive gain programming channel 2:
1: Receive gain = = -0.8dB
0: Rec. gain = -4.3dB
20
IO1/PD2
DIO/DI
MCU control mode: IO1.
Slic control I/O pin #1. (see IO0 description).
Pin-strap control mode: PD2.
Power Down command channel 2:
1: Channel 2 Codec is in power down.
(equivalent to CONF reg bit2 = 1)
0: Channel 2 Codec is in power up.
(equivalent to CONF reg. bit2 = 0)
21
IO2/GR3
DIO/DI
MCU control mode: IO2.
Slic control I/O pin #2. (see IO0 description)
Pin-strap control mode: GR3.
Receive gain programming channel 3. (see GR2 description)
22
IO3/PD3
DIO/DI
MCU control mode: IO3.
Slic control I/O pin #3. (see IO0 description).
Pin-strap control mode: PD3.
Power Down command channel 3. (see PD2 description)
23
IO4/FS1
DIO/DI
MCU control mode: IO4
Slic control I/O pin #4. (see IO0 description).
Pin-strap control mode: FS1.
Frame Sync. pulse of channel #1. One MCLK cycle long , starts PCM data transfer in
the Time Slot following its falling edge (Short Frame Delayed Timing).
24
IO5/FS2
DIO/DI
MCU control mode: IO4.
Slic control I/O pin #5. (see IO0 description).
Pin-strap control mode: FS2.
Frame Sync. pulse of channel #1. One MCLK cycle long , starts PCM data transfer in
the Time Slot following its falling edge (Short Frame Delayed Timing).
62
IO6/FS3
DIO/DI
MCU control mode: IO4.
Slic control I/O pin #6. (see IO0 description).
Pin-strap control mode: FS3.
Frame Sync. pulse of channel #1. One MCLK cycle long , starts PCM data transfer in
the Time Slot following its falling edge (Short Frame Delayed Timing).
PIN DESCRIPTION (continued)
DIGITAL
STLC5046
5/27



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com