STLC5046 datasheet(18/27 Pages) STMICROELECTRONICS

18 / 27 page

MCF=1: The corresponding alarm bit (CKF)

doesn’t generate interrupt.

MCF=0: The corresponding alarm bit (CKF) gen-

erates interrupt.

Pin strap value (value=00h):

Loopback Register (LOOPB)

Addr=24h; Reset Value=00h

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

DL3

DL2

DL1

DL0

AL3

AL2

AL1

AL0

DL3..0=0: Normal Operation

DL3..0=1: Codec #3..0 is set in Digital Loopback

mode, this means that the receive PCM

signal applied to the programmed

Receive Time Slot is transferred to the

programmed Transmit Time Slot.

AL3..0=0: Normal Operation

AL3..0=1: Codec #3..0 is set in Analog Loopback

mode, this means that the VFRO signal

is tranferred to the VFXI input internally

into the Codec.

When loopbacks are enabled the signal appears

also at the corresponding VFRO output. It is pos-

sible to have no signal on the VFRO output pro-

gramming the GR register to 00h in case of digital

loopback.

Pin strap value (value=00h):

000

Transmit Preamplifier Gain Register (TXG)

Addr=25h; Reset Value=X0h

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

XG3

XG2

XG1

XG0

XG3..0=0:Transmit preamplifier gain ch. 3..0= 0dB

XG3..0=1:Transmit preamplifier gainch. 3..0= 3.52dB

Overall transmit gain depends on combination of

TXG and GTXn registers. For XGn=0 and

GTXn=FF 0dBm0 at DX output correspond to -

15dBm|600Ω (137mVrms) at VFXI input.

Pin strap value (value=00h):

000

Receive Amplifier Gain Registers (RXG-10/32)

Addr: 26h; Reset Value=00h

Addr: 27h; Reset Value=00h

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

R12

R11

R10

R02

R01

R00

R32

R31

R30

R22

R21

R20

Rn2

Rn1

Rn0

Receive Amplifier Gain

Ch#n (dB)

000

Mute

-13.98

-7.96

-4.44

-1.94

101

110

111

Overall receive gain depends on the receive am-

plifier gain (Rn2..0 setting in RXG reg.) and

digital gain (GRXn reg. setting).

As a reference : when Rn2..0 is set for 0dB gain

and GRXn=FFh (max. gain) 0dBm0 at DR input

correspond to a level at VFRO output equal to

547mVrms (e.g. -3dBm 600ohm)

Pin strap value :

Rn2

Rn1

Rn0

GRn = 1

GRn = 0

Overall gain including also GRXn;

GRn = 1: -0.8dB; GRn = 0: -4.3dB.

Silicon Revision Identification Code (SR=D)

Addr: 31h; Read Only.

STLC5046

18/27

STLC5046 Fiches technique(PDF) 18 Page - STMicroelectronics

STLC5046 Fiches technique(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

Fiches technique Télécharger

Lien URL