M41ST84W datasheet(23/34 Pages) STMICROELECTRONICS

23 / 34 page

M41ST84W

Clock operation

23/34

pin. This will also disable the watchdog function until it is again programmed correctly. A

READ of the flags register will reset the watchdog flag (Bit D7; Register 0Fh).

The watchdog function is automatically disabled upon power-up and the watchdog register

is cleared. If the watchdog function is set to output to the IRQ/FT/OUT pin and the frequency

test (FT) function is activated, the watchdog function prevails and the frequency test function

is denied.

3.6

Square wave output

The M41ST84W offers the user a programmable square wave function which is output on

the SQW pin. The RS3-RS0 bits located in 13h establish the square wave output frequency.

These frequencies are listed in Table 5. Once the selection of the SQW frequency has been

completed, the SQW pin can be turned on and off under software control with the square

wave enable bit (SQWE) located in register 0Ah.

Table 5.

Square wave output frequency

3.7

Power-on reset

The M41ST84W continuously monitors VCC. When VCC falls to the power fail detect trip

point, the RST pulls low (open drain) and remains low on power-up for trec after VCC passes

VPFD(max). The RST pin is an open drain output and an appropriate pull-up resistor should

be chosen to control rise time.

Square wave bits

Square wave

RS3

RS2

RS1

RS0

Frequency

Units

None

–

32.768

kHz

8.192

kHz

4.096

kHz

2.048

kHz

1.024

kHz

512

256

128

M41ST84W Fiches technique(PDF) 23 Page - STMicroelectronics

M41ST84W Fiches technique(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Fiches technique Télécharger

Lien URL