| Moteur de recherche de fiches techniques de composants électroniques |
|
AS3953A-BSDF Fiches technique(PDF) 56 Page - ams-OSRAM AG |
|
|
|||||||||||||||||||||||||||||
AS3953A-BSDF Fiches technique(HTML) 56 Page - ams-OSRAM AG |
|
56 / 71 page ![]() ams Datasheet Page 55 [v1-05] 2019-Feb-15 Document Feedback AS3953A − Detailed Description Figure 62: Main Interrupt Register Notes: 1. At power-up and after Set Default command, content of this register is set to ‘0’. 2. After Main Interrupt Register is read, with the exception of bit0, the register content is set to ‘0’. The bit0 is set to ‘0’ only after the corresponding interrupt register is read. Address# 0Ah: Main Interrupt Type: R Bit Name Function Comments 7I_pu Power-up IRQ 6 I_wu_l4 Wake-up IRQ at entry in ACTIVE(*) state 5I_wu Wake-up IRQ triggered by sending Wake-Up command 4 I_rxs IRQ due to start of receive Applicable when receive frame is put in FIFO 3 I_rxe IRQ due to end of receive Applicable when receive frame is put in FIFO 2 I_txe IRQ due to end of transmission Applicable when data from FIFO is sent 1 I_wl IRQ due to FIFO water level During receive informing that FIFO is almost full and has to be read out. During transmit informing that FIFO is almost empty and that additional data has to be send 0I_aux IRQ due to event displayed in the Auxiliary Interrupt Register |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |