M41T93 datasheet(28/51 Pages) STMICROELECTRONICS

No de pièce	M41T93

Description	Serial SPI bus RTC with battery switchover

PDF	51 Pages

Scroll/Zoom	100%

Fabricant	STMICROELECTRONICS [STMicroelectronics]

Site Internet	http://www.st.com

Logo

28 / 51 page

Clock operation

M41T93

28/51

3.6

Optional second programmable alarm

When the Alarm 2 Enable (AL2E) Bit (D1 of address 13h) is set to a logic ‘1,’ registers 14h

through 18h provide control for a second programmable alarm which operates in the same

manner as the alarm function described above.

The AL2E Bit defaults on initial power-up to a logic ‘0’ (Alarm 2 disabled). In this mode, the

five address bytes (14h-18h) function as additional user SRAM, for a total of 12 bytes of

user SRAM.

Figure 14.

Alarm interrupt reset waveform

Figure 15.

Back-up mode alarm waveform

Note:

ABE and A1IE Bits = 1.

ALARM FLAG BITS (AFx)

0Fh

0Eh

00h

HIGH-Z

AI11823

IRQ/FT/OUT

VCC

IRQ/FT/OUT

AFx Bits in Flags

HIGH-Z

VSO

VPFD

trec

AI11824

Table 6.

Alarm repeat modes

RPT5

RPT4

RPT3

RPT2

RPT1

Alarm setting

11111

Once per Second

11110

Once per Minute

11100

Once per Hour

11000

Once per Day

10000

Once per Month

00000

Once per Year

M41T93 Fiches technique(PDF) 28 Page - STMicroelectronics

M41T93 Fiches technique(HTML) 28 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Fiches technique Télécharger

Lien URL