405EX datasheet(57/67 Pages) AMCC

57 / 67 page

PPC405EX – PowerPC 405EX Embedded Processor

Revision 1.09 - August 21, 2007

AMCC Proprietary

Preliminary Data Sheet

Table 18. I/O Specifications—333 MHz to 667 MHz CPU

Notes:

1. PerClk rising edge at package pin with a 10pF load trails the internal PLB clock by approximately 0.8ns.

Signal

Input (ns)

Output (ns)

Output Current (mA)

Clock

Notes

Setup Time

(TIS min)

Hold Time

(TIH min)

Valid Delay

(TOV max)

Hold Time

(TOH min)

IOH

(minimum)

IOL

(minimum)

External Peripheral Interface

PerClk

11.08

7.37

PLB Clk

PerAddr05:31

2.3

5.3

11.08

7.37

PerClk

PerCS0:3

2.3

5.3

11.08

7.37

PerClk

PerData00:31

2.3

5.3

11.08

7.37

PerClk

PerDataPar0:3

2.3

5.3

11.08

7.37

PerClk

PerOE

2.3

5.3

11.08

7.37

PerClk

PerReady

2.3

5.3

PerClk

PerRW

2.3

5.3

11.08

7.37

PerClk

PerWBE0:3

2.3

5.3

11.08

7.37

PerClk

PerBLast

2.3

5.3

11.08

7.37

PerClk

PerErr

2.3

5.3

11.08

7.37

PerClk

ExtReset

2.3

5.3

11.08

7.37

PerClk

BusReq

2.3

5.3

11.08

7.37

PerClk

HoldReq

2.3

5.3

11.08

7.37

PerClk

HoldAck

2.3

5.3

11.08

7.37

PerClk

ExtAck

2.3

5.3

11.08

7.37

ExtReq

2.3

5.3

11.08

7.37

NFALE

2.3

5.3

11.08

7.37

NFCE0:3

2.3

5.3

11.08

7.37

NFCLE

2.3

5.3

11.08

7.37

NFData0:15

2.3

5.3

11.08

7.37

NFRdyBusy

2.3

5.3

11.08

7.37

NFREn

2.3

5.3

11.08

7.37

NFWEn

2.3

5.3

11.08

7.37

405EX Fiches technique(PDF) 57 Page - Applied Micro Circuits Corporation

405EX Fiches technique(HTML) 57 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Fiches technique Télécharger

Lien URL