SST25WF080B datasheet(11/44 Pages) MICROCHIP

11 / 44 page

 2013-2022 Microchip Technology Inc. and its subsidiaries

DS20005164H-page 11

SST25WF080B

5.1

Read (30 MHz)

The Read instruction, 03H, supports up to 30 MHz

Read. The device outputs a data stream starting from

the specified address location. The data stream is con-

tinuous through all addresses until terminated by a low-

to-high transition on CE#. The internal address pointer

automatically increments until the highest memory

address is reached. Once the highest memory address

is reached, the address pointer automatically incre-

ments to the beginning (wrap-around) of the address

space. For example, for 8 Mbit density, once the data

from the address location FFFFFH is read, the next

output is from address location 000000H. The READ

instruction is initiated by executing an 8-bit command,

03H, followed by address bits A23-A0. CE# must remain

active-low for the duration of the Read cycle. See Fig-

ure 5-2 for the Read sequence.

FIGURE 5-1:

READ SEQUENCE

5.2

High-Speed Read (40 MHz)

The High-Speed Read instruction supporting up to

40 MHz Read is initiated by executing an 8-bit com-

mand, 0BH, followed by address bits [A23-A0] and a

dummy byte. CE# must remain active-low for the dura-

tion of the High-Speed Read cycle. See Figure 5-3 for

the High-Speed Read sequence.

Following a dummy cycle, the High-Speed Read

instruction outputs the data starting from the specified

address location. The data output stream is continuous

through all addresses until terminated by a low-to-high

transition on CE#. The internal address pointer will

automatically increment until the highest memory

address is reached. Once the highest memory address

is reached, the address pointer will automatically incre-

ment to the beginning (wrap-around) of the address

space. For example, for 8-Mbit density, once the data

from address location FFFFFH is read, the next output

will be from address location 000000H.

FIGURE 5-2:

HIGH-SPEED READ SEQUENCE

CE#

SCK

ADD.

0 1 234 5 6 78

ADD.

High-Impedance

15 16

23 24

31 32

39 40

55 56

63 64

N+2

N+3

N+4

N+1

DOUT

MSb

MODE 0

MODE 3

DOUT

CE#

SCK

ADD.

012 34 5

6 7 8

ADD.

High-Impedance

15 16

23 24

31 32

39 40

47 48

55 56

63 64

N+2

N+3

N+4

N+1

MSb

MODE 0

MODE 3

DOUT

71 72

DOUT

MSb

SST25WF080B Fiches technique(PDF) 11 Page - Microchip Technology

SST25WF080B Fiches technique(HTML) 11 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Fiches technique Télécharger

Lien URL