DSP56362P datasheet(40/152 Pages) FREESCALE

40 / 152 page

External Memory Expansion Port (Port A)

DSP56362 Technical Data, Rev. 4

3-14

Freescale Semiconductor

3.10

External Memory Expansion Port (Port A)

3.10.1

SRAM Timing

Table 3-8 SRAM Read and Write Accesses 100 and 120 MHz1

No.

Characteristics

Symbol

Expression2

100 MHz

120 MHz

Unit

Min

Max

Min

Max

100 Address valid and AA assertion pulse width3

tRC, tWC

(WS + 1)

× T

C − 4.0

≤ WS ≤ 3]

16.0

—

12.0

—

(WS + 2)

× T

C − 4.0

≤ WS ≤ 7]

56.0

—

46.0

—

(WS + 3)

× T

C − 4.0

[WS

≥ 8]

106.0

—

87.0

—

101 Address and AA valid to WR assertion

tAS

100 MHz:

0.25

× T

C − 2.0

[WS = 1]

0.5

—

0.1

—

1.25

× T

C − 2.0

[WS

≥ 4]

10.5

—

8.4

—

102 WR assertion pulse width

tWP

100 MHz:

1.5

× T

C − 4.0

[WS = 1]

11.0

—

8.5

—

All frequencies:

× T

C − 4.0

≤ WS ≤ 3]

16.0

—

12.7

—

(WS

− 0.5) × T

C − 4.0

[WS

≥ 4]

31.0

---

25.2

—

103 WR deassertion to address not valid

tWR

100 MHz:

0.25

× T

C − 2.0

≤ WS ≤ 3]

0.5

—

0.1

—

1.25

× T

C − 2.0

≤ WS ≤ 7]

10.5

—

8.4

—

2.25

× T

C − 2.0

[WS

≥ 8]

20.5

—

16.7

—

All frequencies:

1.25

× T

C − 4.0

≤ WS ≤ 7]

8.5

—

6.4

—

2.25

× T

C − 4.0

[WS

≥ 8]

18.5

—

14.7

—

DSP56362P Fiches technique(PDF) 40 Page - Freescale Semiconductor, Inc

DSP56362P Fiches technique(HTML) 40 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL