AT43USB353M datasheet(21/95 Pages) ATMEL

21 / 95 page

AT43USB353M

3307B–USB–4/04

General Interrupt Mask Register – GIMSK

• Bit 7 – INT1: External Interrupt Request 1 Enable

When the INT1 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the

external pin interrupt is enabled. The Interrupt Sense Control1 bits 1/0 (ISC11 and ISC10) in

the MCU general Control Register (MCUCR) defines whether the external interrupt is acti-

vated on rising or falling edge of the INT1 pin or level sensed. Activity on the pin will cause an

interrupt request even if INT1 is configured as an output. The corresponding interrupt of Exter-

nal Interrupt Request 1 is executed from program memory address $004. See also “External

Interrupts” on page 24.

• Bit 6 – INT0: Interrupt Request 0 (Suspend/Resume Interrupt) Enable

When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the

external pin interrupt is enabled. The Interrupt Sense Control0 bits 1/0 (ISC01 and ISC00) in

the MCU general Control Register (MCUCR) defines whether the external interrupt is acti-

vated on rising or falling edge of the INT0 pin or level sensed. Activity on the pin will cause an

interrupt request even if INT0 is configured as an output. The corresponding interrupt of Inter-

rupt Request 0 is executed from program memory address $002. See also “External

Interrupts” on page 24.

• Bits 5..0 – Res: Reserved Bits

These bits are reserved bits in the AT43USB353M and always read as zero.

General Interrupt Flag Register – GIFR

• Bit 7 – INTF1: External Interrupt Flag1

When an event on the INT1 pin triggers an interrupt request, INTF1 becomes set (one). If the

I-bit in SREG and the INT1 bit in GIMSK are set (one), the MCU will jump to the interrupt vec-

tor at address $004. The flag is cleared when the interrupt routine is executed. Alternatively,

the flag can be cleared by writing a logical one to it.

• Bit 6 – INTF0: Interrupt Flag0 (Suspend/Resume Interrupt Flag)

When an event on the INT0 (that is, a USB event-related interrupt) triggers an interrupt

request, INTF0 becomes set (one). If the I-bit in SREG and the INT0 bit in GIMSK are set

(one), the MCU will jump to the interrupt vector at address $002. The flag is cleared when the

interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it.

• Bits 5..0 – Res: Reserved Bits

These bits are reserved bits in the AT43USB353M and always read as zero.

Bit

210

$3B ($5B)

INT1

INT0

–

GIMSK

Read/Write

R/W

Initial Value

Bit

$3A ($5A)

INTF1

INT F0

–

GIFR

Read/Write

R/W

Initial Value

AT43USB353M Fiches technique(PDF) 21 Page - ATMEL Corporation

AT43USB353M Fiches technique(HTML) 21 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

Fiches technique Télécharger

Lien URL