Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

UPD66P04BGS Fiches technique(PDF) 10 Page - Renesas Technology Corp

No de pièce UPD66P04BGS
Description  MOS INTEGRATED CIRCUIT
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  RENESAS [Renesas Technology Corp]
Site Internet  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD66P04BGS Fiches technique(HTML) 10 Page - Renesas Technology Corp

Back Button UPD66P04BGS Datasheet HTML 6Page - Renesas Technology Corp UPD66P04BGS Datasheet HTML 7Page - Renesas Technology Corp UPD66P04BGS Datasheet HTML 8Page - Renesas Technology Corp UPD66P04BGS Datasheet HTML 9Page - Renesas Technology Corp UPD66P04BGS Datasheet HTML 10Page - Renesas Technology Corp UPD66P04BGS Datasheet HTML 11Page - Renesas Technology Corp UPD66P04BGS Datasheet HTML 12Page - Renesas Technology Corp UPD66P04BGS Datasheet HTML 13Page - Renesas Technology Corp UPD66P04BGS Datasheet HTML 14Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 34 page
background image
8
µPD66P04B
Data Sheet U13596EJ2V1DS00
1.4 Dealing with Unused Pins
The following connections are recommended for unused pins in the normal operation mode.
Table 1-1. Connections for Unused Pins
Pin
Connection
Inside the microcontroller
Outside the microcontroller
KI/O
INPUT mode
—
Open
OUTPUT mode
High-level output
REM
—
S1/LED
OUTPUT mode (LED) setting
S0
OFF mode setting
Directly connected to GND
KI
—
RESETNote
Built-in POC circuit
Open
Note If the circuit is an applied one requiring high reliability, be sure to design it in such a manner that the RESET
signal is entered externally.
Caution The I/O mode and the terminal output level are recommended to be fixed by setting them
repeatedly in each loop of the program.
1.5 Notes on Using KI Pin at Reset
In order to prevent malfunction, do not input a high level signal to pins KI0 to KI3 (leaving these pins open is
possible, however, when these pins are left open, do not disconnect any connected pull-down resistors) when reset
is released (when RESET pin changes from low level to high level, or POC is released due to supply voltage startup).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com