MCP3910 datasheet(39/90 Pages) MICROCHIP

39 / 90 page

 2012-2020 Microchip Technology Inc.

DS20005116D-page 39

MCP3910

5.7

Power-on Reset (POR)

The MCP3910 contains an internal POR circuit that

monitors both analog and digital supply voltages during

operation. The typical threshold for a power-up event

detection is 2.0V, ±5%, and a typical start-up time (tPOR)

of 50 µs. The POR circuit has a built-in hysteresis for

improved transient spike immunity that has a typical

value of 200 mV. Proper decoupling capacitors (0.1 µF

ceramic and 10 µF) should be mounted as close as

possible to the AVDD and DVDD pins, providing

additional transient immunity.

Figure 5-8 illustrates the different conditions at a

power-up and a power-down event under typical

conditions. All internal DC biases are settled at least

1 ms after system POR, under worst-case conditions.

Any data ready pulse occurring within 1 ms, plus the

SINC filter settling time after system Reset, should be

ignored to ensure proper accuracy. After POR, data

ready pulses are present at the pin with all the default

conditions in the Configuration registers.

Both AVDD and DVDD are monitored, so either power

supply can sequence first.

FIGURE 5-8:

Power-on Reset Operation.

Note:

In order to ensure a proper power-up

sequence, the ramp rate of DVDD should

not exceed 3V/µs when coming out of the

POR state.

Additionally, the user should try to lower

the DVDD residual voltage as close to 0V

as possible when the device is kept in a

POR state (below DVDD POR threshold)

for a long time to ensure a proper

power-up sequence. The user can verify if

the

power-up

sequence

has

been

correctly performed by reading the default

state of all the registers in the register map

right after powering up the device. If one

or more of the registers do not show the

proper default settings when being read, a

new power-up cycle should be launched

to recover from this condition.

POR

State

Power-up

Normal

POR

State

Biases are

unsettled.

Conversions

started here may

not be accurate.

Biases are settled.

Conversions started

here are accurate.

Analog Biases

Settling Time

SINC Filter

Settling

Time

Voltage

(AVDD, DVDD)

Time

POR Threshold Up

(2.0V typical)

(1.8V typical)

tPOR

Operation

Any data read pulse

occurring during this time

can yield inaccurate output

data. It is recommended to

discard them.

MCP3910 Fiches technique(PDF) 39 Page - Microchip Technology

MCP3910 Fiches technique(HTML) 39 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Fiches technique Télécharger

Lien URL