74LVC652DB datasheet(3/14 Pages) PHILIPS

3 / 14 page

Philips Semiconductors

Product specification

74LVC652

Octal transceiver/register with dual enable (3-State)

1998 Jul 29

PIN CONFIGURATION

SV00767

CP AB

S AB

OE AB

A 0

A 1

A 2

A 3

A 4

A 5

A 6

A 7

GND

V CC

CP BA

S BA

OE BA

B 0

B 1

B 2

B 3

B 4

B 5

B 6

B 7

PIN DESCRIPTION

PIN NUMBER

SYMBOL

FUNCTION

CPAB

‘A’ to ‘B’ clock input

(LOW-to-HIGH, edge-triggered)

SAB

Select ‘A’ to ‘B’ source input

OEAB

Output enable B to A input

(active LOW)

4, 5, 6, 7, 8,

9, 10, 11

A0 to A7

‘A’ data inputs/outputs

GND

Ground (0V)

20, 19, 18, 17,

16, 15, 14, 13

B0 to B7

‘B’ data inputs/outputs

OEBA

Output enable A to B input

SBA

Select ‘B’ to ‘A’ source input

CPBA

‘B’ to ‘A’ clock input

(LOW-to-HIGH, edge-triggered)

VCC

Positive supply voltage

FUNCTION TABLE

INPUTS

DATA I/O *

FUNCTION

OEAB

OEBA

CPAB

CPBA

SAB

SBA

A0 to A7

B0 to B7

FUNCTION

H or L

↑

H or L

↑

input

isolation

store A and B data

↑

H or L

↑

input

un *

output

store A, hold B,

store A in both registers

H or L

↑

un *

output

input

hold A, store B,

store B in both registers

H or L

output

input

real-time B data to A bus

stored B data to A bus

H or L

input

output

real-time A data to B bus

stored A data to B bus

H or L

output

stored A data to B bus and

stored B data to A bus

The data output functions may be enabled or disabled by

various signals at the OEAB and OEBA inputs. Data input

functions are always enabled, i.e., data at the bus inputs will

be stored on every LOW-to-HIGH transition on the clock

inputs.

= unspecified

= HIGH voltage level

= LOW voltage level

= Don’t care

↑

= LOW–to–HIGH level transition

74LVC652DB Fiches technique(PDF) 3 Page - NXP Semiconductors

74LVC652DB Fiches technique(HTML) 3 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Fiches technique Télécharger

Lien URL