| Moteur de recherche de fiches techniques de composants électroniques |
|
EM6607 Fiches technique(PDF) 18 Page - EM Microelectronic - MARIN SA |
|
|
|||||||||||||||||||||||||||||
EM6607 Fiches technique(HTML) 18 Page - EM Microelectronic - MARIN SA |
|
18 / 47 page ![]() R EM6607 Copyright © 2005, EM Microelectronic-Marin SA 18 www.emmicroelectronic.com 7.4 PortD The EM6607 has one all purpose I/O port similar to PortC but without interrupt capability. The PortD register is used to read input data when an input and to write output data for output. The input line can be pulled Up/Down (metal option) when the port is used as input. Input mode is set by writing 0 to the I/O control bit CIOPD in register CPIOB, and the terminal becomes high impedance. On each terminal controlled Pull-Up/Down resistor can be selected by metal option which are active only when selected as input. Special case is when we want to use internal Strong pull-up resistor also when PortC terminal is declared as N-channel open drain output and internal pull-up resistor is used to pull up the output (not-controlled pull-up). This is a special option “sod” = strong pull-up for Open drain- active all the time (when terminal is input or output). Output mode is set by writing 1 to the control bit CIOPD. Consequently, the terminal follows the status of the bits in the PortD register. If Serial Write Buffer function is enabled PD0 and PD1 terminals of PortD output serial clock and serial data respectively. For details see 11.0 Serial Write Buffer. 7.4.1 PortD registers Table 23. PortD Input/Output register - PortD Bit Name Reset R/W Description 3 PD3 0 R/W PD3 I/O data 2 PD2 0 R/W PD2 I/O data 1 PD1 0 R/W PD1 I/O data 0 PD0 0 R/W PD0 I/O data Table 24. Ports control register - CPIOB Bit Name Reset R/W Description 3 - - R/W not used 2 CIOPD 0 R/W I/O PortD select 1 CIOPC 0 R/W I/O PortC select 0 PA&C 0 R/W Logical AND of IRQ’s from PortA & PortC PD[3:0] Vdd 2Y 2N Mask option Mask option 0 Mask option 1 Mask option 3Y 3N Mask option Mask option Sleep PortD RD PG NG OE D Port D CIOPD OEBsleepRes Figure 10. Port D If OEDsleepRes bit in Option2 register is set to “1” (Output Hi-Z in SLEEP mode) the active Output will go tri-state when the circuit goes into SLEEP mode. In the case of OEDsleepRes at “0”, output stay active also in the SLEEP mode. |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |