| Moteur de recherche de fiches techniques de composants électroniques |
|
MPFS250T Fiches technique(PDF) 43 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MPFS250T Fiches technique(HTML) 43 Page - Microchip Technology |
|
43 / 128 page ![]() Conditions Units Max Typ Min Symbol Parameter VIN = 0, f = 1.0 M- Hz pF 10 Ci Input capaci- tance pF Cb Capacitive load for each bus line PCLK 1 TI2CL Low period of S- CL clock cycles PCLK 1 TI2CH High period of SCL clock cycles PCLK 1 Tsu(start) Setup time for a repeated START condition cycles PCLK 1 Th(start) Hold time for a repeated START cycles condition (after this period, the first clock pulse is generated) PCLK 1 Tsu(data) Data setup time cycles PCLK 1 Th(data) Data input hold time cycles PCLK 1 Tod(data) Data output de- lay time cycles PCLK 1 Tsu(stop) Setup time for STOP condition cycles PCLK 1 Tbuf Bus free time between a STOP cycles and START condi- tion 6.1.13 Watchdog Timer The following table describes the watchdog timer (WDT). Table 54 • Watchdog timer Units Max Min Symbol Parameter MHz 250 FWDTCLK Watchdog timer input clock frequency 6.1.14 Timers The following table describes the timers. 39 Microsemi Proprietary and Confidential. DS0147 Revision 1.0 AC Switching Characteristics |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |