 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
PPC5604BAMLL4R Fiches technique(PDF) 53 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PPC5604BAMLL4R Fiches technique(HTML) 53 Page - NXP Semiconductors |
|
|
53 / 109 page  Package pinouts and signal descriptions MPC5604B/C Microcontroller Data Sheet, Rev. 15 NXP Semiconductors 53 Figure 11. VDD_HV and VDD_BV maximum slope When STANDBY mode is used, further constraints are applied to the both VDD_HV and VDD_BV in order to guarantee correct regulator function during STANDBY exit. This is described on Figure 12. STANDBY regulator constraints should normally be guaranteed by implementing equivalent of CSTDBY capacitance on application board (capacitance and ESR typical values), but would actually depend on exact characteristics of application external regulator. Figure 12. VDD_HV and VDD_BV supply constraints during STANDBY mode exit VDD_HV t d d VDD POWER UP POWER DOWN VDD_HV(MAX) FUNCTIONAL RANGE VDD_HV(MIN) VDD_HV VDD_HV(MIN) ΔVDD(STDBY) VDD_HV VDD_HV(MAX) VDD_LV t d d VDD STDBY () ΔVDD(STDBY) VDD_LV(NOMINAL) 0V |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
