MPC5675KFF0VMS2R datasheet(29/147 Pages) NXP

29 / 147 page

2.2.4

Multiplexed pins

Table 9 shows the pin multiplexing for the MPC5675K in the 257 MAPBGA package. Table 10 shows the pin multiplexing for the MPC5675K in the

473 MAPBGA package.

Table 9. 257 MAPBGA pin multiplexing

Ball

number

Ball

type

Ball name

Alternate I/O

Additional inputs

Analog inputs

Weak pull

during reset

Pad type

Power domain

GPIO nexus

MDO[5]1

A0: siul_GPIO[114]

A1: _

A2: npc_wrapper_MDO[5]

A3: _

I: _

—disabled

GP Slow/

Fast

VDD_HV_IO

GPIO nexus

MDO[7]1

A0: siul_GPIO[112]

A1: _

A2: npc_wrapper_MDO[7]

A3: _

I: _

—disabled

GP Slow/

Fast

VDD_HV_IO

GPIO nexus

MDO[9]1

A0: siul_GPIO[110]

A1: _

A2: npc_wrapper_MDO[9]

A3: _

I: _

—disabled

GP Slow/

Fast

VDD_HV_IO

GPIO flexray

CB_TX

A0: siul_GPIO[51]

A1: flexray_CB_TX

A2: _

A3: _

I: _

—disabled

GP Slow/

Symmetric

VDD_HV_IO

GPIO flexray

CA_TR_EN

A0: siul_GPIO[47]

A1: flexray_CA_TR_EN

A2: _

A3: _

I: ctu0_EXT_IN

I: flexpwm0_EXT_SYNC

I: _

—disabled

GP Slow/

Symmetric

VDD_HV_IO

A10

GPIO fec

RXD[2]

A0: siul_GPIO[213]

A1: _

A2: _

A3: dspi2_SOUT

I: fec_RXD[2]

I: _

I: siul_EIRQ[21]

—disabled

GP Slow/

Medium

VDD_HV_IO

A11

GPIO fec

RX_CLK

A0: siul_GPIO[209]

A1: flexray_DBG2

A2: etimer2_ETC[2]

A3: dspi0_CS6

I: fec_RX_CLK

I: _

I: siul_EIRQ[25]

—disabled

GP Slow/

Medium

VDD_HV_IO

A12

GPIO fec

RXD[0]

A0: siul_GPIO[211]

A1: i2c1_clock

A2: _

A3: _

I: fec_RXD[0]

I: _

I: siul_EIRQ[27]

—disabled

GP Slow/

Medium

VDD_HV_IO

MPC5675KFF0VMS2R Fiches technique(PDF) 29 Page - NXP Semiconductors

MPC5675KFF0VMS2R Fiches technique(HTML) 29 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL