PCF2131 datasheet(45/86 Pages) NXP

45 / 86 page

NXP Semiconductors

PCF2131

Nano-power highly accurate RTC with integrated quartz crystal

• alarm

• timestamp1/2/3/4

• battery switch-over

• battery low detection

The control bit TI_TP (register Watchdg_tim_ctl) is used to configure whether the

interrupts generated from the second/minute timer (flag MSF in register Control_2) are

pulsed signals or a permanently active signal. All the other interrupt sources generate a

permanently active interrupt signal which follows the status of the corresponding flags.

When the interrupt sources are all disabled, INTA/B remains high-impedance.

• The flags MSF, AF, TSFx, and BF can be cleared by command.

• The flag WDTF is read only. How it can be cleared is explained in Section 7.11.5.

• The flag BLF is read only. It is cleared automatically from the battery low detection

circuit when the battery is replaced.

aaa-041571

BLF: BATTERY

LOW FLAG

SET

set battery

low flag, BLF

to interface:

read BLF

BLIE

from battery

low detection

circuit: clear BF

CLEAR

BF: BATTERY

FLAG

SET

set battery

flag, BF

to interface:

read BF

BIE

from interface:

clear BF

CLEAR

TSF1/2/3/4:

TIMESTAMP FLAGS

SET

set timestamp

flag, TSF1/2/3/4

to interface:

read TSF1/2/3/4_x

TSIE1/2/3/4

from interface:

clear TSF

CLEAR

AF: ALARM

FLAG

SET

set alarm

flag, AF

to interface:

read AF

AIE

from interface:

clear AF

CLEAR

WDTF:

WATCHDOG

TIMER FLAG

SET

WATCHDOG

COUNTER

to interface:

read WD_CD

WD_CD

MCU loading

watchdog counter

CLEAR

INTA pin

MSF:

MINUTE

SECOND FLAG

SET

MINUTES COUNTER

SECONDS COUNTER

to interface:

read MSF

SI/MI

TI_TP

from interface:

clear MSF

CLEAR

PULSE

GENERATOR 1

TRIGGER

CLEAR

BLIEA

BIEA

TSIE1/2/3/4A

AIEA

WD_CDA

SIA/MIA

BLIEB

BIEB

TSIE1/2/3/4B

AIEB

WD_CDB

SIB/MIB

INTB pin

When SI, MI, WD_CD, AIE, TSIE1/2/3/4, BIE, BLIE are all disabled, INTA/INTB remains high-impedance.

Figure 17. Interrupt block diagram

7.13.1 Minute and second interrupts

Minute and second interrupts are generated by predefined timers. The timers

can be enabled independently from one another by the bits MI and SI in register

PCF2131

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.0 — 28 May 2021

45 / 86

PCF2131 Fiches technique(PDF) 45 Page - NXP Semiconductors

PCF2131 Fiches technique(HTML) 45 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Fiches technique Télécharger

Lien URL