| Moteur de recherche de fiches techniques de composants électroniques |
|
ST8500TR Fiches technique(PDF) 5 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST8500TR Fiches technique(HTML) 5 Page - STMicroelectronics |
|
5 / 37 page ![]() DocID031029 Rev 3 5/37 ST8500 Device architecture 37 2 Device architecture The ST8500 architecture is composed of the following parts: 1. PLC front-end including digital front-end (DFE) and analog front-end (AFE) 2. Real-time engine: the digital core running the lower layers of the PLC protocol stack and implementing modulation, demodulation and advanced forward error corrections (FEC) algorithms 3. Protocol engine: the digital core running the upper layers of the PLC protocol stack and managing the interface with external microcontrollers. 4. Peripherals, crypto, debug section 5. Clock and reset section 6. Power management section The ST8500 detailed architecture is shown in Figure 2. |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |