AM652X datasheet(202/277 Pages) TI1

202 / 277 page

202

AM6548, AM6528, AM6546

AM6526, AM6527

SPRSP08I – NOVEMBER 2017 – REVISED DECEMBER 2019

www.ti.com

Submit Documentation Feedback

Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527

Specifications

Table 5-66. Timing Requirements for SPI - Master Mode (1)(8)

NO.

PARAMETER

DESCRIPTION

MODE

MIN

MAX

UNIT

SM1

tc(SPICLK)

Cycle time, SPI_CLK (1) (2)

20.8(3)

SM2

tw(SPICLKL)

Typical Pulse duration, SPI_CLK low (1)

-1 +

0.5P (4)

SM3

tw(SPICLKH)

Typical Pulse duration, SPI_CLK high (1)

-1 +

0.5P (4)

SM4

tsu(MISO-SPICLK)

Setup time, SPI_D[x] valid before SPI_CLK active edge

(1)

2.36

SM5

th(SPICLK-MISO)

Hold time, SPI_D[x] valid after SPI_CLK active edge (1)

SM6

td(SPICLK-SIMO)

Delay time, SPI_CLK active edge to SPI_D[x] transition

(1)

-3

SM7

tsk(CS-SIMO)

Delay time, SPI_CS[x] active to SPI_D[x] transition

5.5

SM8

td(SPICLK-CS)

Delay time, SPI_CS[x] active to SPI_CLK first edge

Master_PHA0_POL0;

Master_PHA0_POL1;(

-4.16 +

B (6)

Master_PHA1_POL0;

Master_PHA1_POL1;(

-4.16 +

A (7)

SM9

td(SPICLK-CS)

Delay time, SPI_CLK last edge to SPI_CS[x] inactive

Master_PHA0_POL0;

Master_PHA0_POL1;(

-4.16 +

A (7)

Master_PHA1_POL0;

Master_PHA1_POL1;

(5)

-4.16 +

B (6)

(1) This timing applies to all configurations regardless of SPI_CLK polarity and which clock edges are being used to drive output data and

capture input data

(2) Related to the SPI_CLK maximum frequency

(3) 20 ns cycle time = 50 MHz

(4) P = SPICLK period

(5) SPI_CLK phase is programmable with the PHA bit of the SPI_CH(i)CONF register

(6) B = (TCS + .5) × TSPICLKREF, where TCS is a bit field of the SPI_CH(i)CONF register and Fratio = Even >= 2.

(7) When P = 20.8 ns, A = (TCS + 1) × TSPICLKREF, where TCS is a bit field of the SPI_CH(i)CONF register.

When P > 20.8 ns, A = (TCS + 0.5) × Fratio × TSPICLKREF, where TCS is a bit field of the SPI_CH(i)CONF register.

(8) The IO timings provided in this section are applicable for all combinations of signals for SPI1 and SPI2. However, the timings are only

valid for SPI3 and SPI4 if signals within a single IOSET are used. The IOSETs are defined in the following tables.

AM652X Fiches technique(PDF) 202 Page - Texas Instruments

AM652X Fiches technique(HTML) 202 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL