| Moteur de recherche de fiches techniques de composants électroniques |
|
ATSAM3103 Fiches technique(PDF) 7 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATSAM3103 Fiches technique(HTML) 7 Page - ATMEL Corporation |
|
7 / 24 page ![]() 7 ATSAM3103 6093A–DRMSD–25-Oct-04 Pinout Pin Description • Identical sharing number indicates multifunction pins. • Pd indicates a pin with built-in pull-down resistor. • Pu indicates a pin with built-in pull-up resistor. Table 2. Pinout by Pin Name Pin Name Pin Number Type Sharing Description GND 4, 13, 19, 25 , 36, 43, 48, 57 PWR - Digital ground. All these pins should be returned to a ground plane VC18 12, 31, 46, 63 PWR - Core power. All these pins should be returned to nominal 1.8V or to PWROUT if the built-in power switch is used. VC33 3, 32 PWR - Periphery power. All these pins should be returned to nominal 3.3V. PWRIN 18 PWR - Power switch input; should be returned to nominal 1.8V even if the power switch is not used PWROUT 17 PWR - Power switch output; should be connected to all VC18 pins if the power switch is used D7 - D0 59, 58, 56, 55, 52, 51, 50, 49 I/O 1 Slave 8-bit interface data. Output if CS and RD are low (read from chip), input if CS and WR are low (write to chip). Type of data defined by A0 input. I/O7 - I/O0 59, 58, 56, 55, 52, 51, 50, 49 I/O 1 SmartMedia data or other peripheral data P0.7 - P0.0 59, 58, 56, 55, 52, 51, 50, 49 I/O 1 General-purpose I/O; can be programmed individually as input or output CLAD3 - 0 59, 58, 56, 55 In 1 Optional bit clocks for digital audio input. Used for sampling rate conversion, for external incoming digital audio such as AES/BEU or S/Pdif. WSAD3 - 0 52, 51, 50, 49 In 1 Optional word selects for digital audio input. Used for sampling rate conversion, for external incoming digital audio such as AES/BEU or S/Pdif. A0 60 In 2 Slave 8-bit interface address. Indicates data/status or data/ctrl transfer type (CS RD low or CS WR low) SMPD 60 In 2 SmartMedia presence detect P0.10 60 In 2 General-purpose input pin SCLK 60 In 2 Serial slave synchronous interface input clock CS 64 In 3 Slave 8-bit interface chip select, active low P0.11 64 In 3 General-purpose input pin SYNC 64 In 3 Serial slave synchronous interface input sync signal WR 1 In 4 Slave 8-bit interface write, active low. D7 - D0 data is sampled by chip on WR rising edge if CS is low SMC 1 In 4 SmartMedia configuration. This pin is sensed after power-up. If found low, it is assumed that a SmartMedia connector is present. The built-in firmware will wait for SmartMedia SMPD. P0.12 1 In 4 General-purpose input pin RD 2 In 5 Slave 8-bit interface read, active low. D7 - D0 data is output when RD goes low and CS is low |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |