Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

WM8591 Fiches technique(PDF) 39 Page - Wolfson Microelectronics plc

No de pièce WM8591
Description  24 BIT, 192 KHZ STEREO CODEC
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  WOLFSON [Wolfson Microelectronics plc]
Site Internet  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8591 Fiches technique(HTML) 39 Page - Wolfson Microelectronics plc

Back Button WM8591 Datasheet HTML 35Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 36Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 37Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 38Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 39Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 40Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 41Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 42Page - Wolfson Microelectronics plc WM8591 Datasheet HTML 43Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 50 page
background image
Product Preview
WM8591
w
PP Rev 1.0 May 2005
39
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0
DEEMPH
0
De-emphasis Mode Select:
0 : Normal mode
1: De-emphasis mode
DZFM
ZFLAG1
ZFLAG2
2:1
DZFM
00
00
01
10
11
Disabled
Left channels zero
Both channels zero
Either channel zero
Disabled
Right channels zero
Both channels zero
Either channel zero
3
DMUTE
0
DAC Channel Soft Mute Enables:
0: Mute disabled
1: Mute enabled
ZFLAG polarity
ZFLAGPOL
ZFLAGL
ZFLAGR
0
Pin pulls low to indicate zero condition, high
impedance otherwise
R9 (09h)
0001001
DAC Control
4
ZFLAGPOL
0
1
Pin is high impedance when zero condition
detected, pulls low otherwise
1:0
DACFMT[1:0]
01
DAC Interface Format Select:
00: Right justified mode
01: Left justified mode
10: I
2S mode
11: DSP mode
DACLRC Polarity or DSP Early/Late Mode Select
2
DACLRP
0
Left Justified / Right Justified /
I
2S:
0: Standard DACLRC Polarity
1: Inverted DACLRC Polarity
DSP Mode:
0: Early Mode
1: Late Mode
3
DACBCP
0
DAC BITCLK Polarity:
0: Normal – DIN and DACLRC sampled on rising edge of
DACBCLK
1: Inverted - DIN and DACLRC sampled on falling edge of
DACBCLK
5:4
DACWL[1:0]
10
DAC Input Word Length:
00: 16-bit Mode
01: 20-bit Mode
10: 24-bit Mode
11: 32-bit Mode (not supported in right justified mode)
R10 (0Ah)
0001010
DAC Interface
Control
8
DACOSR
0
DAC Oversample Rate Select:
0: 128x oversampling
1: 64x oversapmling
1:0
ADCFMT[1:0]
01
ADC Interface Format Select:
00: Right justified mode
01: Left justified mode
10: I
2S mode
11: DSP mode
ADCLRC Polarity or DSP Early/Late Mode Select
R11 (0Bh)
0001011
ADC Interface
Control
2
ADCLRP
0
Left Justified / Right Justified /
I
2S:
0: Standard ADCLRC polarity
1: Inverted ADCLRC polarity
DSP Mode:
0: Early mode
1: Late mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com