MP6517 – SINGLE-PHASE, BLDC, MOTOR DRIVER WITH INTEGRATED HALL SENSOR

MP6517 Rev.1.01

www.MonolithicPower.com

13

4/9/2018

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

Register Table 12

Addr: 0x0B

Bit

Bit Name

Access

Default

Description

7

FG

REG

0

FG signal indication bit (read only).

6

TM

REG

0

Test mode indication (read only). In test mode, turn on all

other functions but OTP flash block.

When in POR, if PWM is negative, enter test mode. TM bit

is set to 1. Recycle the power to clear the test mode and

TM bit.

0: normal operation

1: test mode

5

HLL_CALI

OTP/REG

0

Hall period calibration enable.

1: enable

0: disable

4:0

SON_12P5

OTP/REG

11111

The electrical angle to turn on the phase transition softly at

12.5% PWM output duty. Default = 11111.

00000 = 1.4°

11111 = 45°

Register Table 13

Addr: 0x0C

Bit

Bit Name

Access

Default

Description

7:5

Reserved

4:0

SON_100

OTP/REG

10000

The electrical angle to turn on the phase transition softly at

100% PWM output duty. Default is 23.9°.

00000 = 1.4°

11111 = 45°

Register Table 14

Addr: 0x0D

Bit

Bit Name

Access

Default

Description

7

Reserved

6

SOFTEN

OTP/REG

1

Soft switching function enable bit.

1: soft function is enabled

0: soft function is disabled

5

RD_HL

OTP/REG

0

RD polarity set when rotor is locked. Default is 0.

0: RD high when locked

1: RD low when locked

4:0

SOFF_12P5

OTP/REG

10000

The electrical angle to turn off the phase transition softly at

12.5% PWM output duty. Default is 23.9°.

00000 = 1.4°

11111 = 45°