MP6517 – SINGLE-PHASE, BLDC, MOTOR DRIVER WITH INTEGRATED HALL SENSOR

MP6517 Rev.1.01

www.MonolithicPower.com

10

4/9/2018

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

driver softly during start-up, the current limit

increases from 0 to the programmed current

limit in 16 steps (see Figure 3). Each step limit

value lasts for 16 internal Hall cycles. In rotor

lock fault cases, the current limit increases with

16 steps with 600ms of detection time.

Figure 3: Start-Up Waveforms

Thermal Shutdown

Thermal monitoring is also integrated into the

MP6517. If the die temperature rises above

150°C, the MOSFETs of the switching half-

bridge turn off. Once the die temperature has

fallen to a safe level, operation resumes

automatically.

Under-Voltage Lockout (UVLO)

If at any time VCC falls below the under-voltage

lockout threshold (UVLO) voltage, all circuitry in

the device is disabled, and the internal logic is

reset. Operation resumes when VCC rises

above the UVLO threshold.

Rotor Deadlock Protection (RD)

The MP6517 detects the internal Hall signal

and outputs deadlock indication signal to

FG/RD if the FGRD bit set to 11. If the IC

cannot see the Hall signal edge change during

the 0.6s detection time, all MOSFETs of the H-

bridge are turned off. FG/RD is an open-drain

output. After 1.8, 2.4, 3, or 3.6s of recovery time

(depending on the RLOCK_SEL bits setting),

the IC attempts to start up again automatically.

FG/RD is pulled low again only after three Hall

signal edges are detected after the rotor lock

condition is released (see Figure 4).

Figure 4: Rotor Deadlock Protection

Rotor Speed Indication (FG)

The MP6517 outputs a Hall detection signal to

FG/RD as speed indication. The output signal

frequency can be optional for 1x, 0.5x, and 2x

the internal Hall sensor output frequency.

FG/RD is an open-drain, so it needs a pull-up

resistor in application.

Over-Voltage Protection (OVP)

If VCC exceeds the over-voltage threshold

(19V), the IC turns off the H-bridge MOSFETs

until VCC drops. Then the IC resumes normal

operation.

Input Reverse Connection Protection

If the input line is reverse-connected to VCC

and GND, the IC detects such fault conditions

automatically and shuts down to avoid damage.

Test Mode and Factory Mode

With VCC powered, the IC enters test mode by

sourcing 5~10mA of current with an external

resistor and negative voltage for around 200µs.

In test mode, all functions blocks are active,

interface to read/write the internal register bits

(see Figure 5).

Figure 5: Test Mode Configuration

In test mode, first write the data 28H to the

register (11H), and then write the data 04H to

the register (10H). In factory mode, all writeable

registers value can be programmed twice. The

IC exits test mode or factory mode when the

VCC power is recycled.

I

master sends a seven-bit address followed by

an eighth read (1) or write (0) bit. The following

bit indicates the register address to/from which

the data will be written/read (see Figure 6).

11

01

0

0

r/w

1

Figure 6: I