28F032B3 datasheet(3/48 Pages) INTEL

3 / 48 page

SMART 3 ADVANCED BOOT BLOCK

PRELIMINARY

CONTENTS

PAGE

1.0 INTRODUCTION .............................................5

1.1 Smart 3 Advanced Boot Block Flash

Memory Enhancements ..............................5

1.2 Product Overview.........................................6

2.0 PRODUCT DESCRIPTION..............................6

2.1 Package Pinouts ..........................................6

2.2 Block Organization .....................................11

2.2.1 Parameter Blocks ................................11

2.2.2 Main Blocks .........................................11

3.0 PRINCIPLES OF OPERATION .....................11

3.1 Bus Operation ............................................12

3.1.1 Read....................................................13

3.1.2 Output Disable.....................................13

3.1.3 Standby ...............................................13

3.1.4 Deep Power-Down / Reset ..................13

3.1.5 Write....................................................13

3.2 Modes of Operation....................................14

3.2.1 Read Array ..........................................14

3.2.2 Read Identifier .....................................15

3.2.3 Read Status Register ..........................16

3.2.4 Program Mode.....................................16

3.2.5 Erase Mode .........................................17

3.3 Block Locking.............................................20

3.3.1 WP# = VIL for Block Locking................20

3.3.2 WP# = VIH for Block Unlocking ............20

3.4 VPP Program and Erase Voltages ..............20

3.4.1 VPP = VIL for Complete Protection .......20

3.5 Power Consumption ...................................20

3.5.1 Active Power .......................................21

3.5.2 Automatic Power Savings (APS) .........21

3.5.3 Standby Power ....................................21

3.5.4 Deep Power-Down Mode.....................21

3.6 Power-Up/Down Operation.........................21

3.6.1 RP# Connected to System Reset ........21

3.6.2 VCC, VPP and RP# Transitions .............21

3.7 Power Supply Decoupling ..........................22

4.0 ELECTRICAL SPECIFICATIONS..................23

4.1 Absolute Maximum Ratings ........................23

4.2 Operating Conditions..................................24

4.3 Capacitance ...............................................24

4.4 DC Characteristics .....................................25

4.5 AC Characteristics—Read Operations .......28

4.6 AC Characteristics—Write Operations........30

4.7 Program and Erase Timings .......................31

5.0 RESET OPERATIONS ..................................33

6.0 ORDERING INFORMATION..........................34

7.0 ADDITIONAL INFORMATION .......................36

APPENDIX A: Write State Machine

Current/Next States.....................................37

APPENDIX B: Access Time vs.

Capacitive Load...........................................38

APPENDIX C: Architecture Block Diagram ......39

APPENDIX D: Word-Wide Memory Map

Diagrams......................................................40

APPENDIX E: Byte Wide Memory Map

Diagrams......................................................43

APPENDIX F: Program and Erase Flowcharts .45

28F032B3 Fiches technique(PDF) 3 Page - Intel Corporation

28F032B3 Fiches technique(HTML) 3 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Fiches technique Télécharger

Lien URL