MSP432P411VIPZ datasheet(173/212 Pages) TI1

173 / 212 page

173

MSP432P4111, MSP432P4011, MSP432P411Y

MSP432P401Y, MSP432P411V, MSP432P401V

www.ti.com

SLASEA0A – DECEMBER 2017 – REVISED FEBRUARY 2018

Submit Documentation Feedback

Product Folder Links: MSP432P4111 MSP432P4011 MSP432P411Y MSP432P401Y MSP432P411V MSP432P401V

Detailed Description

(1)

X = Don't care

(2)

Setting P5SEL1.x and P5SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when

applying analog signals.

(3)

Setting the CEPD.q bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents

when applying analog signals. Selecting the C1.q input pin to the comparator multiplexer with the CEIPSEL or CEIMSEL bits

automatically disables the output driver and input buffer for that pin, regardless of the state of the associated CEPD.q bit.

Table 6-78. Port P5 (P5.6 and P5.7) Pin Functions

PIN NAME (P5.x)

FUNCTION

CONTROL BITS OR SIGNALS (1)

P5DIR.x

P5SEL1.x

P5SEL0.x

P5.6/TA2.1/VREF+/VeREF+/

C1.7

P5.6 (I/O)

I: 0; O: 1

TA2.CCI1A

TA2.1

N/A

DVSS

VREF+, VeREF+, C1.7 (2) (3)

P5.7/TA2.2/VREF-/VeREF-

/C1.6

P5.7 (I/O)

I: 0; O: 1

TA2.CCI2A

TA2.2

N/A

DVSS

VREF-, VeREF-, C1.6 (2) (3)

MSP432P411VIPZ Fiches technique(PDF) 173 Page - Texas Instruments

MSP432P411VIPZ Fiches technique(HTML) 173 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL