TMS320VC5471GHKA datasheet(86/97 Pages) TI

86 / 97 page

Electrical Specifications

June 2001 – Revised December 2002

SPRS180C

Table 6–31. I2C Bus Device Timing Requirements (STOP and START Conditions)

STANDARD

MODE

FAST

MODE

UNIT

MIN

MAX

MIN

MAX

UNIT

th(SDAL–SCLL1)

Hold time, SCL low from SDA low (START condition)

0.6

µs

tsu(SCLH-SDAH)

Setup time, SDA high from SCL high (STOP condition)

0.6

µs

tw(SDAH)

Pulse duration, SDA high. Bus free time between a STOP and START

condition.

4.7

1.3

µs

SCL

SDA

tw(SDAH)

th(SDAL–SCLL1)

tsu(SCLH–SDAH)

Figure 6–31. I2C Bus Timings (STOP and START Conditions)

Table 6–32. I2C Bus Device Timing Requirements (Repeated START Condition)

STANDARD

MODE

FAST

MODE

UNIT

MIN

MAX

MIN

MAX

UNIT

tsu(SCLH–SDAL)

Setup time, SDA low after SCL high

4.7

0.6

µs

td(SDAL–SCLL2)

Hold time, SCL low after SDA low

0.6

µs

SCL

SDA

tsu(SCLH–SDAL)

Repeated

Start

th(SDAL–SCLL2)

Figure 6–32. I2C Bus Timings (Repeated START Condition)

TMS320VC5471GHKA Fiches technique(PDF) 86 Page - Texas Instruments

TMS320VC5471GHKA Fiches technique(HTML) 86 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

Fiches technique Télécharger

Lien URL