| Moteur de recherche de fiches techniques de composants électroniques |
|
WM9705 Fiches technique(PDF) 13 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM9705 Fiches technique(HTML) 13 Page - Wolfson Microelectronics plc |
|
13 / 55 page ![]() WM9705 Production Data w PD Rev 4.0 December 2003 13 DETAILED TIMING DIAGRAMS Test Characteristics: AVDD = 3.3V, DVDD = 3.3V, AGND = 0V …………..TA = 0 oC to +70oC, unless otherwise stated. All measurements are taken at 10% to 90% DVDD, unless otherwise stated. All the following timing information is guaranteed, not tested. AC-LINK LOW POWER MODE SYNC BITCLK SDATAOUT WRITE TO 0X20 DATA PR4 DON'T CARE SDATAIN SLOT 1 SLOT 2 t S2_PDOWN Figure 4 AC-Link Powerdown Timing PARAMETER SYMBOL MIN TYP MAX UNIT End of slot 2 to BITCLK SDATAIN low tS2_PDOWN 1.0 µs COLD RESET RESETB BITCLK t RST_LOW t RST2CLK Figure 5 Cold Reset Timing Note: For correct operation SDATAOUT and SYNC must be held LOW for entire RESETB active low period otherwise the device may enter test mode. See AC’97 specification or Wolfson applications note WAN104 for more details. PARAMETER SYMBOL MIN TYP MAX UNIT RESETB active low pulse width tRST_LOW 1.0 µs RESETB inactive to BITCLK startup delay tRST2CLK 162.8 ns |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |