Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

PC87410 Fiches technique(PDF) 12 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
No de pièce PC87410
Description  PC87410 PCI-IDE Interface Controller
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  NSC [National Semiconductor (TI)]
Site Internet  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87410 Fiches technique(HTML) 12 Page - National Semiconductor (TI)

Back Button PC87410 Datasheet HTML 8Page - National Semiconductor (TI) PC87410 Datasheet HTML 9Page - National Semiconductor (TI) PC87410 Datasheet HTML 10Page - National Semiconductor (TI) PC87410 Datasheet HTML 11Page - National Semiconductor (TI) PC87410 Datasheet HTML 12Page - National Semiconductor (TI) PC87410 Datasheet HTML 13Page - National Semiconductor (TI) PC87410 Datasheet HTML 14Page - National Semiconductor (TI) PC87410 Datasheet HTML 15Page - National Semiconductor (TI) PC87410 Datasheet HTML 16Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 12 / 16 page
background image
Timing Specification
Symbol
Parameter
Conditions
Min
Max
Units
t0
CLK period
30
ns
t1
PCI signals input setup time (Note)
7
ns
t2
PCI signals CLK to output valid
6
12
ns
t3
CLK to
CHx
DA 20 CHx
CS1 3
6
15
ns
CHx
IOR
CHx
IOW
IDE
D 150 valid
t4
IORDYx setup time to CLK rising
6
ns
t5
IORDYx hold time from CLK rising
0
ns
t6
CHx
DA 20 CHx
CS1 3
setup
1
4
CLK
time to CHx
IOR
CHx
IOW
falling
t7
CHx
IOR
CHx
IOW
active
2
16
CLK
pulse width
t8
CHx
DA 20 CHx
CS1 3
hold
1
12
CLK
time from CHx
IOR
Chx
IOW
rising
t9
IDE
D 150 read data setup time
10
ns
to CLK rising
t10
IDE
D 150 read data hold time
0ns
from CLK rising
t11
CLK to AD 310 read data valid delay
0
14
ns
t12
CHx
DA 20 CHx
CS1 3
setup
time to CHx
IOR
CHx
IOW
falling
4
4
CLK
(Non Data Cycle)
t13
CHx
DA 20 CHx
CS1 3
hold
time from CHx
IOR
CHx
IOW
5
6
CLK
rising (Non Data Cycle)
t14
CHx
IOR
CHx
IOW
active pulse
15
16
CLK
width (Non Data Cycle)
Note
If fast decode is enabled the address setup time (t1 min) is 12 ns
12



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com