ST10F296 datasheet(223/346 Pages) STMICROELECTRONICS

223 / 346 page

Obsolete

Product(s)

- Obsolete

Product(s)

ST10F296E

System reset

223/346

Figure 79.

Synchronous short/long hardware reset (EA = 1)

RSTIN assertion can be released here. See Section 21.1: Idle mode on page 240 for details on minimum pulse duration.

If RPD voltage drops below the threshold voltage (about 2.5 V for 5 V operation) during the reset condition (RSTIN low), an

asynchronous reset is entered immediately.

The RSTIN pin is pulled low if the BDRSTEN bit (of the SYSCON register) was previously set by software. The BDRSTEN

bit is cleared after reset.

The minimum RSTIN low pulse duration must be longer than 500 ns, to guarantee the pulse is not masked by the internal

filter (see Section 21.1: Idle mode on page 240).

P0[15:13]

Not transparent

RSTF

P0[12:2]

Transparent

Not t.

P0[1:0]

Not t.

Not transparent

FLARST

RST

≤1 ms

1024 TCL

≤ 2 TCL

(2) V

RPD > 2.5 V asynchronous reset not entered

200 mA discharge

RPD

RSTOUT

At this time RSTF is sampled high or low

so it is a short or long reset

(after filter)

RSTIN

< 1032 TCL

≤4 TCL(4)

(3)

≤12 TCL

(1)

≤ 500 ns

≥ 50 ns

≤ 500 ns

≥ 50 ns

≤ 500 ns

≥ 50 ns

IBUS-CS

7 TCL

(internal)

8 TCL

Not t.

Obsolete

Product(s)

- Obsolete

Product(s)

ST10F296 Fiches technique(PDF) 223 Page - STMicroelectronics

ST10F296 Fiches technique(HTML) 223 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL