Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

ICS9DB108 Fiches technique(PDF) 3 Page - Integrated Circuit Systems

No de pièce ICS9DB108
Description  Eight Output Differential Buffer for PCI-Express
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ICST [Integrated Circuit Systems]
Site Internet  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS9DB108 Fiches technique(HTML) 3 Page - Integrated Circuit Systems

  ICS9DB108 Datasheet HTML 1Page - Integrated Circuit Systems ICS9DB108 Datasheet HTML 2Page - Integrated Circuit Systems ICS9DB108 Datasheet HTML 3Page - Integrated Circuit Systems ICS9DB108 Datasheet HTML 4Page - Integrated Circuit Systems ICS9DB108 Datasheet HTML 5Page - Integrated Circuit Systems ICS9DB108 Datasheet HTML 6Page - Integrated Circuit Systems ICS9DB108 Datasheet HTML 7Page - Integrated Circuit Systems ICS9DB108 Datasheet HTML 8Page - Integrated Circuit Systems ICS9DB108 Datasheet HTML 9Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 15 page
background image
3
Integrated
Circuit
Systems, Inc.
ICS9DB108
0723D—01/08/04
Pin Description (Continued)
PIN #
PIN NAME
PIN TYPE
DESCRIPTION
25
GND
PWR
Ground pin.
26
PD#
IN
Asynchronous active low input pin used to power down the
device. The internal clocks are disabled and the VCO and the
crystal are stopped.
27
SRC_STOP#
IN
Active low input to stop diff outputs.
28
HIGH_BW#
PWR
3.3V input for selecting PLL Band Width
0 = High, 1= Low
29
DIF_4#
OUT
0.7V differential complement clock outputs
30
DIF_4
OUT
0.7V differential true clock outputs
31
VDD
PWR
Power supply, nominal 3.3V
32
GND
PWR
Ground pin.
33
DIF_5#
OUT
0.7V differential complement clock outputs
34
DIF_5
OUT
0.7V differential true clock outputs
35
OE_5
IN
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
36
OE_6
IN
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
37
DIF_6#
OUT
0.7V differential complement clock outputs
38
DIF_6
OUT
0.7V differential true clock outputs
39
VDD
PWR
Power supply, nominal 3.3V
40
GND
PWR
Ground pin.
41
DIF_7#
OUT
0.7V differential complement clock outputs
42
DIF_7
OUT
0.7V differential true clock outputs
43
OE_4
IN
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
44
OE_7
IN
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
45
LOCK
OUT
3.3V output indicating PLL Lock Status. This pin goes high when
lock is achieved.
46
IREF
IN
This pin establishes the reference current for the differential
current-mode output pairs. This pin requires a fixed precision
resistor tied to ground in order to establish the appropriate
current. 475 ohms is the standard value.
47
GNDA
PWR
Ground pin for the PLL core.
48
VDDA
PWR
3.3V power for the PLL core.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com