Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

UU97950G-P48-R Fiches technique(PDF) 8 Page - Unisonic Technologies

No de pièce UU97950G-P48-R
Description  CMOS IC
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  UTC [Unisonic Technologies]
Site Internet  http://www.utc-ic.com
Logo UTC - Unisonic Technologies

UU97950G-P48-R Fiches technique(HTML) 8 Page - Unisonic Technologies

Back Button UU97950G-P48-R Datasheet HTML 4Page - Unisonic Technologies UU97950G-P48-R Datasheet HTML 5Page - Unisonic Technologies UU97950G-P48-R Datasheet HTML 6Page - Unisonic Technologies UU97950G-P48-R Datasheet HTML 7Page - Unisonic Technologies UU97950G-P48-R Datasheet HTML 8Page - Unisonic Technologies UU97950G-P48-R Datasheet HTML 9Page - Unisonic Technologies UU97950G-P48-R Datasheet HTML 10Page - Unisonic Technologies UU97950G-P48-R Datasheet HTML 11Page - Unisonic Technologies UU97950G-P48-R Datasheet HTML 12Page - Unisonic Technologies Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 14 page
background image
UU97950
Advance
CMOS IC
UNISONICTECHNOLOGIESCO.,LTD
8 of 14
www.unisonic.com.tw
QW-R125-048.a
DETAILED COMMAND DESCRIPTION
D7 (MSB) is bit for command or data judgement
Refer to Command and data transfer method.
C: 0—Next byte is RAM write data
1---Next byte is command
Address set (ADSET)
D7(MSB)
D6
D5
D4
D3
D2
D1
D0(LSB)
C
0
P5
P4
P3
P2
P1
P0
Address data is specified in P[5:0]
The address range can be set as 000000~100010
When the specified address is out of range, the address will be set to “000000”.
The Reset initialize condition of the DDRAM address is “000000”
Command Register Addresses(read mode):
P[5:0]=23h-----REG1
Register address for software reset condition and EVR setting
P[5:0]=24h-----REG2 Register address for the other settings
EVR Set (EVRSET)
D7(MSB)
D6
D5
D4
D3
D2
D1
D0(LSB)
C
1
0
P4
P3
P2
P1
P0
It is able to control 32-step electrical register (EVR).
It is able to set V0 voltage level (the max level voltage of LCD driving voltage).
Electrical volume resister (EVR) is set “00000” in reset initialize condition
In “00000” condition, V0 voltage output VLCD voltage.
It is prohibited to set EVR V0 voltage under 2.5V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com