7130LA55PGI8 datasheet(17/21 Pages) IDT

17 / 21 page

IDT7130SA/LA and IDT7140SA/LA

High-Speed 1K x 8 Dual-Port Static SRAM

Military, Industrial and Commercial Temperature Ranges

tINS

ADDR'A'

INT'B'

INTERRUPT ADDRESS

tWC

tAS

W'A'

tWR

2689 drw 16

(3)

(2)

(4)

INT

Set:

Timing Waveform of Interrupt Mode(1)

NOTES:.

1. All timing is the same for left and right ports. Port “A” may be either left or right port. Port “B” is the opposite from port “A”.

2. See Interrupt Truth Table II.

3. Timing depends on which enable signal (CE or R/W) is asserted last.

4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

INT

Clear:

AC Electrical characteristics Over the

Operating Temperature and Supply Voltage Range(1)

NOTES:

1. 'X' in part numbers indicates power rating (SA or LA).

7130X55

7140X55

Com'l, Ind

& Military

7130X100

7140X100

Com'l, Ind

& Military

Symbol

Parameter

Min.

Max.

Min.

Max.

Unit

INTERRUPT TIMING

tAS

Address Set-up Time

____

tWR

Write Recovery Time

____

tINS

Interrupt Set Time

____

tINR

Interrupt Reset Time

____

2689 tbl 12b

tRC

INTERRUPT CLEAR ADDRESS

ADDR'B'

OE'B'

tINR

INT'A'

2689 drw 17

tAS

(3)

7130LA55PGI8 Fiches technique(PDF) 17 Page - Integrated Device Technology

7130LA55PGI8 Fiches technique(HTML) 17 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

Fiches technique Télécharger

Lien URL